

CUSTOMER SERVICE

Page 1 of 1

TEK TIP NO. 65-75-S11

Date January 8, 1968

Ref. E.O. No. _____

Subject: SIGMA 5 CPU ENGINEERING NOTES AND PHASE SEQUENCE CHARTS
 Related Model Numbers: 8201 Sigma 5 CPU
 8218 Sigma 5 Floating Point Option

Distribution: Customer Service

Void After:

Technical Discussion: Attached are Sigma 5 CPU Engineering Notes and Phase Sequence Charts. This material, which reflects the general operation of the Sigma 5 CPU, is for reference only. The simplified equations shown in the phase sequence charts are functional and representative in nature. These equations are not necessarily complete nor shown as implemented. The specific logic equations must be consulted to determine how a given function is implemented.

The drawing numbers of logic equations to be used in conjunction with the attached material are:

1. Sigma 5 CPU Equations 133263
2. Sigma 5 Floating Point Equations 134106

Attachments: Sigma 5 CPU Engineering Notes and Phase Sequence Charts:

Page 1	Index
Pages 101-152	Sequence Charts (Most Instructions)
Pages 201-217	Sequence Charts (Mul., Div., Shifts)
Pages 301-331	Sequence Charts (Floating Point)

Prepared By: Evan Bell Date: 1/8/68

Approved: *Evan Bell* Date: 1/8/68
 Product Support Engineer

Approved: *Fred Blum* Date: 1-8-68
 Manager, Product Support Engineering

INDEX

SIGMA 5 INSTRUCTION PHASE SEQUENCE CHARTS

<u>Mnemonic</u>	<u>Code</u>	<u>Page</u>	<u>Instruction-Name</u>
<u>LOAD/STORE</u>			
LI	22	112	Load Immediate
LB	72	112	Load Byte
LH	52	112	Load Halfword
LW	32	112	Load Word
LD	12	112	Load Doubleword
LCH	5A	112	Load Complement Halfword
LAH	5B	113	Load Absolute Halfword
LCW	3A	112	Load Complement Word
LAW	3B	113	Load Absolute Word
LCD	1A	112	Load Complement Doubleword
LAD	1B	113	Load Absolute Doubleword
LS	4A	121	Load Selective
LM	2A	128	Load Multiple
LCFI	02	112	Load Conditions & Floating Control Immediate
LCF	70	112	Load Conditions & Floating Control
XW	46	120	Exchange Word
STB	75	120	Store Byte
STH	55	120	Store Halfword
STW	35	120	Store Word
STD	15	120	Store Doubleword
STS	47	121	Store Selective
STM	2B	128	Store Multiple
STCF	74	120	Store Conditions & Floating Control

ANALYZE/INTERPRET

ANLZ	44	136	Analyze
INT	6B	123	Interpret

FIXED-POINT ARITHMETIC

AI	20	116	Add Immediate
AH	50	116	Add Halfword
AW	30	116	Add Word
AD	10	116	Add Doubleword
SH	58	116	Subtract Halfword
SW	38	116	Subtract Word
SD	18	116	Subtract Doubleword
MI	23	201	Multiply Immediate
MH	57	201	Multiply Halfword
MW	37	201	Multiply Word
DH	56	206	Divide Halfword
DW	36	206	Divide Word
AWM	66	120	Add Word to Memory
MTB	73	118	Modify & Test Byte
MTH	53	118	Modify & Test Halfword
MTW	33	118	Modify & Test Word


COMPARISON

CI	21	124	Compare Immediate
CB	71	124	Compare Byte
CH	51	124	Compare Halfword
CW	31	124	Compare Word
CD	11	124	Compare Doubleword
CS	45	121	Compare Selective
CLR	39	126	Compare with Limits in Register
CLM	19	126	Compare with Limits in Memory

MISCELLANEOUS

<u>Page</u>	<u>Subject</u>
101	PCP Phases
104	PREPARATION
111	ENDE
326	Floating Point Notes (Index on p. 301)

<u>Mnemonic</u>	<u>Code</u>	<u>Page</u>	<u>Instruction-Name</u>
<u>LOGICAL</u>			
OR	49	115	OR Word
EOR	48	115	Exclusive OR Word
AND	4B	115	AND Word
<u>SHIFT</u>			
S	25	211	Shift
SF	24	214	Shift Floating
<u>FLOATING-POINT ARITHMETIC</u>			
FAS	3D	302	Floating Add Short
FAL	1D	302	Floating Add Long
FSS	3C	302	Floating Subtract Short
FSL	1C	302	Floating Subtract Long
FMS	3F	310	Floating Multiply Short
FML	1F	310	Floating Multiply Long
FDS	3E	318	Floating Divide Short
FDL	1E	318	Floating Divide Long
<u>PUSH DOWN</u>			
PSW	09	128	Push Word
PLW	08	128	Pull Word
PSM	0B	128	Push Multiple
PLM	0A	128	Pull Multiple
MSP	13	128	Modify Stack Pointer
<u>EXECUTE/BRANCH</u>			
EXU	67	138	Execute
BCS	69	138	Branch on Conditions Set
BCR	68	138	Branch on Conditions Reset
BIR	65	138	Branch on Incrementing Register
BDR	64	138	Branch on Decrementing Register
BAL	6A	138	Branch and Link
<u>CALL</u>			
CAL1	04	141	Call 1
CAL2	05	141	Call 2
CAL3	06	141	Call 3
CAL4	07	141	Call 4
<u>CONTROL</u>			
LPSD	0E	140	Load Program Status Doubleword
XPSD	0F	140	Exchange Program Status Doubleword
LRP	2F	112	Load Register Pointer
MMC	6F	134	Move to Memory Control
WAIT	2E	127	Wait
RD	6C	142	Read Direct
WD	6D	142	Write Direct
<u>INPUT/OUTPUT</u>			
SIO	4C	145	Start Input/Output
HIO	4F	145	Halt Input/Output
TIO	4D	145	Test Input/Output
TDV	4E	145	Test Device
AIO	6E	145	Acknowledge Input/Output Interrupt



NOTES ON PCP PHASES

1. INTERRUPTS ARE INHIBITED DURING PCP PHASES BY DISABLING (S/INTRAP)

$$(S/INTRAP) = N(PCP2.NKRUN).NPCACT, \text{ WHERE } PCPACT = PCP1 + PCP3 + PCP4 + PCP5 + PCP6$$

2. I/O IS NOT DISABLED DURING PCP2 BUT IS INHIBITED DURING PCPACT

$$(S/IOEN) = IOFS.PCP2/1 + \dots$$

$$SCINH = PCPACT + \dots$$

3. THE SIGNALS LISTED BELOW ARE TRUE WHEN THE SWITCHS INDICATED ARE ENERGIZED

- SWK1 — "CLEAR" (CPU RESET AND SYSTEM RESET) OR "LOAD"
- SWK2 — "INSERT PSW1" OR "INSERT PSW2"
- SWK3 — "STORE INSTR ADDR" OR "STORE SELECT ADDR"
- SWK4 — "INSTR ADDR INCREMENT" OR "DISPLAY INSTR ADDR" OR "DISPLAY SELECT ADDR"
- SWK5 — "DISPLAY SELECT ADDR" OR "STORE SELECT ADDR"
- SWK6 — "COMPUTE RUN" OR "COMPUTE STEP"
- SWK12 = SWK1 + SWK2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH IO OR PCP 6		BRPCPI = N(INT.IEN).NFUEXL.NIOSC .HALT/1.PHIO S/PCP1 = BRPCPI + PCP6	ENTERING PCP1 AT PHIO IS INHIBITED IF AN INTERRUPT REQ. IS PRESENT AND IEN IS TRUE
P C P 1	PRESET D → S FOR PCP2	S/SXD = PCP1 R/PCP1 = . S/PCP2 = PCP1 + RESET/KS	

PCP PHASES

1 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
P C P 2	NO CONTROL SW. ACTIVE ⇒ R/HALT FF INHIBIT INTERRUPTS DURING IDLE D → S → DISPLAY LIGHTS	R/HALT = PCP2.NKAS/B (S/INTRAP) = I.PCP2.NKRUN S/SXD = PCP2/1.NRESET/C.NKCLRPSW/B .NIOCON PCP2/1 = PCP2.NPCP3 (S/CXS) = PCP2/1.NIOCON. (KSTEP/B + KRUN/B)	SXD - ALSO PRESET DURING PCP1
P C P 2	CLEAR PSW1 ⇒ 0 → PSW1	PSW1XS = KCLRPSW1.NIOCON.NKAS/B (R/CC _n) = (R/CC) (R/CC) = CCXS/0 CCXS/0 = PSW1XS PXS = PSW1XS	S = 0's because S/SXD is inhibited. n = 1 → 4
I D L E	CLEAR PSW2 ⇒ 0 → PSW2 CPU RESET ⇒ 02000000 → D	PSW2XS = KCLRPSW2.NIOCON.NKAS/B R/RP _n = RPXS = PSW2XS DX = RESET S/D6 = RESET/C PSW1XS = RESET PSW2XS = RESET	n = 24 → 27
P H A S E	0 → PSW1 0 → PSW2 25 → P SET BRP	S/P _n = RESET/C, PX = PSW1XS S/BRP = RESET/C	S = 0's, S/SXD INHIBITED n = 26, 29, 431
	ANY CONTROL SWITCH (OTHER THAN RESETS) ACTIVATED - GO TO PCP3	R/PCP2 = PCP3 S/PCP3 = (PCP2/1.NIOCON.NDCSTOP) . (CLEAR MEM + INT.KRUN + NHALT.KAS/1.KAS/2)	

PCP

2 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PCP 2 & 3	D → S O → A PRESET A → S FOR PCP 4	AX = PCP3 S/SXA = PCP3	PRESET DURING PCP2
	COMPUTE STEP, RUN ⇒ S → C ⇒ BRPH10	CXS BRPH10 = PCP3.SWK6	PRESET DURING PCP2
	DISPLAY SEL. ADDR. } P → B STORE SEL. ADDR }	BXP = PCP3.SWK5	
	INSERT PSW1 ⇒ PSW1 (except P) → A	AXPSW1 = KPSW1/B.PCP3	
	INSERT PSW2 ⇒ PSW2 → A	AXPSW2 = KPSW2/B.PCP3	
	CLEAR MEM INSERT PSW1,2 } ⇒ S → B LOAD	BXS = PCP3.SWK12	
	NIØFS ⇒ RESET IØSC	R/IØSC = PCP3.NIØFS	
		R/PCP2 = .PCP3 R/PCP3 = . S/PCP4 = PCP3.NBRPH10	

PCP

3 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PCP 4	PRESET FOR PCP5 - AVD → S	(S/SXAORD) = PCP4	
	DISPLAY SEL. ADDR. } STORE SEL. ADDR. } } ADDR SW → P STORE INST. ADDR } CLEAR MEM } PRESET S → MB LOAD }	PXK = PCP4.SWK5 S/MBXS = PCP4.SWK1 + PCP4.SWK3	PRESET FOR PCP5
	DISPLAY INST. ADDR ⇒ S/DRQ INST. ADDR INCR }	S/MRQ/2 = PCP4.SWK4 S/DRQ = S/MBXS + S/MRQ/2 + ...	
	INSERT PSW1 } INSERT PSW2 } ⇒ S → D CLEAR DATA } CLEAR MEM } LOAD }	DXS = PCP4.KCLEAR/B + PCP4.SWK12	
	INSERT PSW1 ⇒ P → S	SXP = PCP4.KPSW1/B.NDIS	
	INSERT PSW1 } INSERT PSW2 } DATA SW → A ENTER DATA } ENTER DATA }	AXK = PCP4.SWK2 + PCP4.KENTER/B S/CXS = PCP4.KENTER/B S/P2S = PCP4.KFILL/B PX = PCP4.KFILL/B PUC31 = PCP4.KINCRE/B	PRESET FOR PCP5 - TO SAVE NEW DATA IN C IF I/O GETS IN DURING IDLE.
	LOAD ⇒ Z → P		
	INST. ADDR INCR ⇒ P + 1 → P		
		R/PCP4 = . S/PCP5 = PCP4 + BRPCP5	

PCP

4 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PCP 5	AVD → S PRESET B → S FOR PCP6	PRESET IN PCP4 S/SXB = PCP5.NBRPCP5	PRESET IN PCP4
	INSERT PSWI ⇒ S → PSWI	PSWIXS = PCP5.KPSWI/B	
	INSERT PSWE ⇒ S → PSWE	PSWEXS = PCP5.KPSWE/B RPXS = PSWEXS	
	ENTER DATA ⇒ S → D S → C	DXS = PCP5.KENTER/B CX S	
	DISPLAY INST. ADDR DISPLAY SEL. ADDR } ⇒ C → D INST ADDR INCRE }	DXC = PCP5.SWK4	
	STORE INST. ADDR STORE SEL. ADDR } → WRITE CLEAR MEM } S → MB LOAD }	MBXS = PRESET IN PCP4	
	CLEAR MEM } ⇒ P+1 → P LOAD } S/DRQ BRPCP5	PLC31 = PCP5.SWK1 S/MBXS = PCP5.SWK1 BRPCP5 = PCP5.CLEAR MEM + PCP5.N(P28.P31).KFILL/B	
	LOAD ⇒ LOAD → A	S/SXA = BRPCP5 AXLOAD = PCP5.KFILL/B S/MRQ/2 = BRPCP5	
		R/PCP5 = . S/PCP6 = PCP5.NBRPCP5	

PCP

5 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PCP 6	B → S PRESET IN PCP5		
	S/HALT	S/HALT = PCP6	
	STORE SEL. ADDR } ⇒ S → P DISPLAY SEL. ADDR }	PXS = PCP6.SWK5	
	INSERT PSWI } ⇒ S → D INSERT PSWE } CLEAR MEM } LOAD }	DXS = PCP6.SWK12	
	LOAD ⇒ 25 → P	PX = PCP6.KFILL/B S/P26,29,31 = RESET/C RESET/C = PCP6.KFILL/B S/D6 = RESET/C	
	02000000 → D		
		R/PCP6 = . S/PCP1 = PCP6	


PCP

6 of 6

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS																					
PRE	<p> \square PRE/12 \Rightarrow END OF EFFECTIVE ADDR. COMPUTATION, PRE1 OR PRE2 \odot PRE/34 \Rightarrow LAST PHASE OF PREPARATION </p>	<p>PREPARATION :</p> <p>PERFORMS THOSE FUNCTIONS WHICH ARE GENERALLY COMMON TO ALL INSTRUCTIONS</p> <table border="1"> <tr> <td>PRE1</td> <td>PRE2</td> <td>PRE2</td> <td>PRE3</td> <td>PRE4 *</td> </tr> <tr> <td>DECODE OP EXCHANGE ADDR. SET IA & INDX</td> <td>FETCH IN-DIRECT ADDR. INDX ALIGN</td> <td>ADD INDX TO REF ADDR OR INDIRECT ADDR.</td> <td>FETCH OPERAND CORE \rightarrow C \rightarrow D FM \rightarrow A</td> <td>HALF WD OR BYTE ALIGNMENT SIGN EXT.</td> </tr> </table> <p> FAW - INDX - NIA NIX - NIA LI \vee LCFI </p>	PRE1	PRE2	PRE2	PRE3	PRE4 *	DECODE OP EXCHANGE ADDR. SET IA & INDX	FETCH IN-DIRECT ADDR. INDX ALIGN	ADD INDX TO REF ADDR OR INDIRECT ADDR.	FETCH OPERAND CORE \rightarrow C \rightarrow D FM \rightarrow A	HALF WD OR BYTE ALIGNMENT SIGN EXT.	<p>* PRE4 MAY LAST FOR 4 (T5L) CLOCKS</p>											
PRE1	PRE2	PRE2	PRE3	PRE4 *																				
DECODE OP EXCHANGE ADDR. SET IA & INDX	FETCH IN-DIRECT ADDR. INDX ALIGN	ADD INDX TO REF ADDR OR INDIRECT ADDR.	FETCH OPERAND CORE \rightarrow C \rightarrow D FM \rightarrow A	HALF WD OR BYTE ALIGNMENT SIGN EXT.																				
	<p><u>PREP. TIMING</u></p> <table border="1"> <tr> <td>WORD - NIA - NIX CORE</td> <td>PREP TIME + INCR</td> <td>1.12 μs</td> </tr> <tr> <td>WORD - NIA - NIX - NO CORE</td> <td></td> <td>0.66 μs</td> </tr> <tr> <td>LI OR LCFI</td> <td></td> <td>0.56 μs</td> </tr> <tr> <td>IMM WITH FM OPER</td> <td></td> <td>0.94 μs</td> </tr> <tr> <td>IA</td> <td></td> <td>+ 1.12</td> </tr> <tr> <td>IX</td> <td></td> <td>+ 0.38</td> </tr> <tr> <td>IA - IX</td> <td></td> <td>+ 1.22</td> </tr> </table>	WORD - NIA - NIX CORE	PREP TIME + INCR	1.12 μ s	WORD - NIA - NIX - NO CORE		0.66 μ s	LI OR LCFI		0.56 μ s	IMM WITH FM OPER		0.94 μ s	IA		+ 1.12	IX		+ 0.38	IA - IX		+ 1.22	<p>FAMILY ADDR. SIGNALS</p> <p> FABYTE \Rightarrow BYTE ADDR INST. FAHW \Rightarrow HALF WORD INST. FAIM \Rightarrow IMMEDIATE ADDR. INST. FAW \Rightarrow WORD ADDR. INST. FADW \Rightarrow DOUBLE WORD ADDR. INST. FAWORD \Rightarrow WORD OR DOUBLEWORD INST. </p>	
WORD - NIA - NIX CORE	PREP TIME + INCR	1.12 μ s																						
WORD - NIA - NIX - NO CORE		0.66 μ s																						
LI OR LCFI		0.56 μ s																						
IMM WITH FM OPER		0.94 μ s																						
IA		+ 1.12																						
IX		+ 0.38																						
IA - IX		+ 1.22																						

PREPARATION

1 of 13



PREP.

2 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS	
PRE 1	NANLZ \Rightarrow P \leftrightarrow B	BXP/1 = BRP · PRE1	} MOVE PROG. ADDR TO B. IF NOT IMMED INST. MOVE OPERAND REF ADDR TO P	
	D \rightarrow S	S _n = PR _n		
T5L	NFAIM \Rightarrow S \leftrightarrow P	PXS = NFAIM · PRE1	X FIELD TO LR INDX. INCR \rightarrow A	
	D1214 \rightarrow /LR/	/LR/ = D12-14 · LRXD		
	RR \rightarrow A	S/A _n = RR _n · AXRR		
	INDX \Rightarrow SET INDEX FLIP FLOP	S/IX = INDX · PRE1		
	INDX · NFAW \Rightarrow SET INDEX ALIGN	S/IXAL = INDX · PRE1 · NFAW		
	CO \Rightarrow { SET IA CORE MEM REQ	S/IA = CO · PRE1 S/MRQ/2 = CO · PRE1 · NFAIM		REQUEST INDIRECT ADDR.
	FAW · N(S/IA) · INDX \Rightarrow PRESET A+D \rightarrow S	S/SXAPD = FAW · PRE1 · NCO · INDX		
	NFAW · INDX \Rightarrow PRESET A \rightarrow S	S/SXA = (S/IXAL)		
	LI } \Rightarrow PRESET D \rightarrow S LCFI } \rightarrow SIGN EXTEND \rightarrow	S/SXD = (LI + LCFI) · PRE1 SPIM = (LI + LCFI) · PRE1 S/SPW = SPIM · D12 S/SPZ = SPIM · ND12 BRPRE4 = (LI + LCFI) · PRE1 · NANLZ · NCO		
	LI } \Rightarrow BRANCH TO PRE4 LCFI }			
INDX } \Rightarrow BRANCH TO PRE2 INDIRECT }	BRPRE2 = INDX · PRE1 + CO · PRE1			
ENABLE TRAP TO '40' \Rightarrow PRETR	S/PRETR = PRE1 · NANLZ			
IDLE MODE \Rightarrow SET HALT	S/HALT = NKRUN · PRE1 · NFUEXU			

PREP.

3 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE 2	<u>INDEX REG. ALIGN</u>		<u>PRE2 STATES</u>
	IXAL \Rightarrow { 0 \rightarrow IXAL A \rightarrow S	R/IXAL = 0	WORD INDEX ONLY
	BYTE ALIGN \Rightarrow 1/4 S \rightarrow A	S _n = PR _n	
	HALF WD ALIGN \Rightarrow 1/2 S \rightarrow A	AXSR2 = IXAL · PRE2 · FABYTE	WORD IA & INDEX
	DOUBLE WD. ALIGN \Rightarrow 2S \rightarrow A	AXSR1 = IXAL · PRE2 · FADW	
	S \rightarrow P	AXSL1 = IXAL · PRE2 · FADW	IA ONLY
	<u>INDIRECT ADDR.</u>	PXS = PRE2	
	Clear IA \Rightarrow 0 \rightarrow IA	R/IA = 0	INDEX ALIGN AND IA
	IA \Rightarrow { MB \rightarrow C C \rightarrow D	C _n = MB _n · CXMB DXC = IA · PRE2	
	<u>SUM BUS PRESETS</u>		
IA to BUS \Rightarrow D \rightarrow S	S/SXD = IA · NIX · PRE2		
IA PLUS INDX \Rightarrow A+D \rightarrow S	S/SXAPD = IA · IX · PRE2 + IXAL · PRE2		
RA PLUS INDX \Rightarrow A+D \rightarrow S			
SUSTAIN PRE2	BRPRE2 = IXAL · PRE2 + IA · PRE2		
NBRPRE2 \Rightarrow PRE/12	PRE/12 = NIA · NIXAL · PRE2		
PRE/12 = (PRE1 + PRE2) · NBPPRE2			

PREP.

4 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE/12	<p>PRE/12 ⇒ END OF ADDR VARIANT</p> <p>PREOPER ⇒ SET MEM REQUEST</p> <p>FABRANCH ⇒ SET MEM REQUEST EXECUTE SET DATA RELEASE ENABLE FM READ ⇒ PRESET RR → A</p> <p>AD } ⇒ PRESET MERGE 1 → /LR/ CD } STD } SD } CLR } S } FAMULNH } FASEL }</p> <p>FADW } ⇒ PRESET MERGE 1 → /LB/ EXCEPT } FLOAT PT } AND LAD }</p> <p>NINDEX ⇒ D → S</p> <p>INDEX ⇒ A + D → S FAIO ⇒ S → D NFAIM ⇒ S → P</p> <p>FADW ⇒ CRUSH S31</p> <p>SET T8L PRESET B → S</p>	<p>PRE/12 = PRE1 · NINDEX · NCO + PRE2 · NIA · NIXAL</p> <p>S/MRQ/2 = PREOPER · PRE/12</p> <p>S/MRQ/1 = FABRANCH · PRE/12 · NANLZ S/DRQ/2 = 0U6 · 0L7 · PRE/12 S/AXRR = PRE/12</p> <p>(S/LR31/1) = 0U1 · 0L0 + 0U1 · 0L1 + 0U1 · 0L5 + 0U1 · 0L8 + 0U3 · 0L9 + 0U2 · 0L5</p> <p>(S/LR31/2) = FAMULNH + FASEL + (S/LR31/1)</p> <p>(S/LR31) = (S/LR31/2) · PRE/12</p> <p>(S/P31/1) = FADW · PRE/12 · N(04 · 05) · N(0U1 · 0LB)</p> <p>S_n = PR_n S_n = (PR_n ⊕ K_n) SXADD DXS = FAIO · PRE/12 PXS = NFAIM · PRE1 + PRE2</p> <p>S31INH = FADW · PRE/12</p> <p>S/T8L = PRE/12 S/SXB = PRE/12 · NFAIM</p>	<p>FETCH OPERAND PREOPER IS ONLY THOSE INST WHICH REQ. READ- ING THE EFF. ADDR. FROM MEMORY. PREOPER IS QUALIFIED WITH NANLZ</p>

PREF.

5 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE 3 T8L OR DR	<p>PROGRAM ADDR. BACK TO P B → S S → P</p> <p>NFAWORD ⇒ LOAD BYTE COUNTER</p> <p>NFAWORD ⇒ SET SIGN EXTENSION</p> <p>NFAWORD } ⇒ { PRESET D → S · NFUMH } { BRANCH TO PRE4</p> <p>FAST } ⇒ PRESET S → C FUMI } FASEL }</p>	<p>S_n = B_n · SXB PXS = FASIO · NFAIM · PRE3 · NANLZ + FUWAIT · PRE3 · NANLZ + FASEL · PRE3 · N0L7 · NANLZ + FUEXL · PRE3 · NANLZ + FARWD · PRE3 · NANLZ + FAMDS · NFAIM · PRE3 · NANLZ</p> <p>S/BC0 = NP32 · PRE3 · NPRE/34 · 01 S/BC1 = NP33 · PRE3 · NPRE/34 · 0U7</p> <p>{ S/SPW = SPIM · D12 FAHW · C16 · P32 · PRE3 SPIM = FAIM · PRE3 S/SPZ = SPIM · ND12 + FAHW · NC16 · P32 · PRE3 + FABYTE · P32 · P33 · PRE3</p> <p>S/SXD = PRE3 · BRPRE4 BRPRE4 = PRE3 · NPRE/34 S/CXS = FUMI · PRE3</p>	<p>TRANSFER PROGRAM ADDR. BACK TO (P)</p> <p>BYTE COUNT DECODE BC0 BC1 (BC=1) → 0 1</p> <p>PRE/34</p>

PREF.

6 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE 3 CONT	<p>PREOPER \Rightarrow $\left\{ \begin{array}{l} MB \rightarrow C \\ C \rightarrow D \end{array} \right.$</p> <p>UNCONDITIONAL EXCEPT: FAST/M, FAPSD, STEC $\left\{ \begin{array}{l} RR \rightarrow A \\ \text{READ INHIBIT} \end{array} \right.$</p> <p>STCF \Rightarrow CF \rightarrow A2431</p> <p>XPSD \Rightarrow PSWI \rightarrow A</p> <p>FAST/M.06 \Rightarrow $\left. \begin{array}{l} CC \rightarrow A2831 \\ CC \rightarrow MC0407 \end{array} \right\}$</p> <p>FAST/M.N06 \Rightarrow 1 \rightarrow MC</p> <p>FAI0 \Rightarrow 0 \rightarrow /LR/</p> <p>FADW/1, FAST, CLM \Rightarrow P-1 \rightarrow P</p> <p>FULAD \Rightarrow $\left\{ \begin{array}{l} \text{SET MEM. REQ.} \\ P+1 \rightarrow P \end{array} \right.$</p>	<p>$C_n = MB_n \cdot CXMB$</p> <p>$DXC = PREOPER \cdot PRE3$</p> <p>$S/An = RR_n \cdot AXRR \cdot NAXRRINH$</p> <p>$AXRRINH = FASTORE \cdot PRE3 \cdot 0L4$ $+ FAPSD \cdot PRE3$ $+ FAST/M \cdot PRE3$ $+ FARWD \cdot 0LC \cdot PRE3$</p> <p>$AXFC = FASTORE \cdot PRE3 \cdot 0L4$</p> <p>$AXPSWI = FAPSD \cdot PRE3$</p> <p>$AX5 =$</p> <p>$AXCC = FAST/M \cdot PRE3 \cdot 06$</p> <p>$S/MC7 = FAST/M \cdot PRE3 \cdot N06$</p> <p>$LRXZ = FUSI0 \cdot PRE3$</p> <p>$PDC31 = FADW/1 \cdot PRE3$ $+ FAST \cdot PRE3$ $+ FACOMP/L \cdot PRE3 \cdot 0U1$</p> <p>$S/MRQ/2 = FALOAD/A \cdot 0U1 \cdot PRE3$</p> <p>$PUC31 = FULAD \cdot PRE3$</p>	<p>NFADW (C) : EL (D) : EL</p> <p>FADW/1 (C) : ELv1 (D) : ELv1</p> <p>\leftarrow STACK MULTIPLE AND LM, STM</p> <p>\leftarrow STACK WORD</p> <p>FADW/1, FAST, CLM \Rightarrow (P) : EWADDR.</p>

PREP.

7 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE 4 T5L	<p>SIGN PAD \Rightarrow $\left\{ \begin{array}{l} D \rightarrow S \\ S \rightarrow D \\ S \rightarrow C \end{array} \right.$</p> <p>FULAD $\left\{ \begin{array}{l} MB \rightarrow C \\ C \rightarrow D \\ (P-1) \rightarrow P \end{array} \right.$</p> <p>RIGHT ALIGN D \Rightarrow LOAD</p> <p>LEFT ALIGN A \Rightarrow STORE</p> <p>PRESET SIGN PAD</p> <p>PRESET D \rightarrow S</p> <p>PRESET NEGITIVE SIGN</p> <p>PRESET POSITIVE SIGN</p> <p>DECREMENT BYTE COUNTER</p> <p>COMPARE BYTE \Rightarrow 0 \rightarrow A0023</p> <p>BC \neq 0 \Rightarrow SUSTAIN PRE4</p>	<p>$S_n = PR_n^*$</p> <p>$DXS = BCZ \cdot PRE4 \cdot NFULAD$</p> <p>$S/CXS = FADIVH \cdot PRE4$</p> <p>$C_n = MB_n \cdot CXMB$</p> <p>$DXC = FULAD \cdot PRE4$</p> <p>$PDC31 = FULAD \cdot PRE4$</p> <p>$DXDR8 = NBCZ \cdot PRE4$</p> <p>$AXAL8 = FASTORE \cdot NBCZ \cdot PRE4$ $+ FAMT \cdot SW2 \cdot NBCZ \cdot PRE4$</p> <p>$S/SxD = PRE4 \cdot (BC=1)$</p> <p>$S/SPW = FAHW \cdot DOB \cdot (BC=1) \cdot PRE4$</p> <p>$S/SPZ = FAHW \cdot NDOB \cdot (BC=1) \cdot PRE4$ $+ FABYTE \cdot (BC=1) \cdot PRE4$</p> <p>$BCDC1 = NBCZ \cdot PRE4$</p> <p>$AXZ/0I2 = FAC0HP/1 \cdot 0U7 \cdot PRE4$</p> <p>$BRPRE4 = PRE4 \cdot NBCZ$</p>	<p>* SEE SIGN PAD LOGIC. PROPOGATES ARE CRUSHED (SPZ) OR ENABLED (SPW) UPWARD FROM SIGN POSITION</p>

PREP.

8 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP END PHASE	ADDER PRESETS		
	$A + D \rightarrow S$	$S/SXAPD = FAADD \cdot (PRE/34 + PH2)$ $+ FAST/A \cdot (PRE3 + PH1/F)$ $+ FAST/A \cdot PH8$	PRE/34 IS THE LAST CLOCK DURING PREP. WHEN REG ALIGNMENT TAKES PLACE, PRE/34 IS COINCIDENT WITH PRE4. (BC=0). ELSE PRE/34 IS COINCIDENT WITH PRE3.
	$A - D \rightarrow S$	$S/SXAMD = FASUB \cdot (PRE/34 + PH2)$	
	$D - A \rightarrow S$	$S/SXDMA = FUPLM \cdot (PRE3 + PH1/F)$ $+ FUPLM \cdot PH8$	
PRE /34	$A \rightarrow S$	$S/SXA = FASTORE \cdot PRE/34$ $+ FARWD \cdot (PRE/34 + PH2) \cdot NRZ$ $+ FANT \cdot PRE/34$ $+ FAPSD \cdot PRE3$ $+ FUMMC \cdot PRE3$	
	$D \rightarrow S$	$S/SXD = FUINT \cdot PRE3$ $+ FALCFP \cdot PRE/34$ $+ FALOAD \cdot (PRE/34 + PH2)$ $+ FUXW \cdot PRE3$	

PREP.

9 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP END PHASE	ADDER PRESET CONT.		
	$D - 1 \rightarrow S$	$S/SXDMI = FUPLW \cdot (PRE3 + PH1/F + PH8)$	
	$D + 1 \rightarrow S$	$S/SXDPI = FUPSW \cdot (PRE3 + PH1/F + PH8)$	
	$A + 1 \rightarrow S$	$S/SXAPI = FUBIR \cdot PRE3$	
	$A - 1 \rightarrow S$	$S/SXAMI = FUBDR \cdot PRE3$	
	$-D \rightarrow S$	$S/SXMD = FALOAD/C \cdot (PRE/34 + PH2)$	
	$A \wedge D \rightarrow S$	$S/PRXAD = FASEL \cdot PRE3 \cdot N0L7$ $+ 0U4 \cdot 0LB \cdot PRE3$	
	$NA \wedge D \rightarrow S$	$S/PRXNAD = FASEL \cdot PRE3 \cdot 0L7$	
	$A \oplus D \rightarrow S$	$S/SXAEORD = 0U4 \cdot 0L8 \cdot PRE3$	
	$A \vee D \rightarrow S$	$S/SXAORD = 0U4 \cdot 0L9 \cdot PRE3$	
PRE /34			

PREP.

10 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP END PHASE	CORE READ/WRITE	$(S/MRQ) = [(S/MRQ/1) + (S/MRQ/2) + (S/MRQ/3) + (S/MBXS)] \cdot N(ANLE \cdot PRE3)$	<p>ALL MEMORY REQUESTS ARE INHIBITED IF $(ANLE \cdot PRE3)$</p>
	SET MEMORY REQUEST	$(S/MRQ/1) = FUIINT \cdot PRE3 + FUWAIT \cdot PRE3 + FASIO \cdot PRE3$	
PRE /34	SET MEM. REQ AND DATA REL.	$(S/MRQ/2) = FAPSD \cdot (PRE/34 + PH2) + (FAST/M \cdot PRE3 \cdot NOUO) \cdot NOLA + (S/MBXS)$	
	SET MEMORY REQUEST DATA REL. DELAYED	$(S/MRQ/3) = FADW/1 \cdot (PRE/34 + PH2) + FACOMP/L \cdot OUI \cdot PRE3$	
	SET WRITE MEM. REQ.	$(S/MBXS) = FASTORE \cdot PRE/34 + FANT \cdot SW2 \cdot PRE/34 + FAPSD \cdot PRE3 \cdot O7$	
	PRESET $B \rightarrow S$	$S/SXB = FUBAL \cdot PRE3 + FALOAD/A \cdot (PRE/34 + PH2) + FAPSD \cdot PRE3$	

PREP.

11 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP END PHASE	FAST MEMORY READ	$S/AXRR = FUSF.D23 \cdot PRE3 + FUDW.NR31 \cdot PRE3 + FASTORE \cdot PRE/34 \cdot NO2 + (FAST/M \cdot PRE3 \cdot NOUO) \cdot NOLA + FUMMC \cdot PRE3 + FUS \cdot PRE3$	<p>SW8 is PH1 sequence flip flops</p> <p>SW7 INDICATES SECOND PASS TO FAST SEQUENCE AND SIGN OF LOAD ABSOLUTE.</p>
	PRESET $RR \rightarrow A$		
PRE /34	MERGE $1 \rightarrow LR31$	$S/LR31 = FADW/1 \cdot PRE3 + FUMMC \cdot PRE3$	
	FAST MEMORY WRITE		
	PRESET $S \rightarrow RW$	$S/RW = FUXW \cdot PRE3 \cdot NANLE + FASII \cdot NOL1 \cdot (PRE/34 + PH2) + FUBAL \cdot PRE3 \cdot NANLE + FUBDR \cdot PRE3 \cdot NANLE + FUBIR \cdot PRE3 \cdot NANLE$	
	FAST \Rightarrow SET SW8	$S/SW8 = FAST \cdot PRE3$	
	FUMSP \Rightarrow SET SW7	$S/SW7 = FAST \cdot PRE3 \cdot NO4 + FULAWORDW \cdot NDO \cdot PRE/34 + FALOAD/A \cdot OUS \cdot ND16 \cdot PRE/34$	

PREP.

12 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP END PHASE	(STM) ⇒ P-1 → P (LM) ⇒ R-1 → R	PDC31 = (FAST/M · PRES · NOUO) · NOLA RDC31 = (FAST/M · PRES · NOUO) · OLA	
PRE /34	TIMING SELECT FLIP FLOPS T11L BRANCH LOGIC <ul style="list-style-type: none"> (FADIV) ⇒ SET PH3 (FAMUL) ⇒ SET PH3 (LPSD) ⇒ SET PH3 (ANLZ) ⇒ SET PH5 (FUS) ⇒ SET PH5 (FUSF · ND23) ⇒ SET PH5 (LMVSTM) ⇒ SET PH6 FUSF · D23 ⇒ SET PH3 (FAMT · SWO) ⇒ SET PH8 (EXU) ⇒ SET PH10 	S/T11L = FACOMP/1 · (PRE/34 + PH3) + FAST · PRES + (ANLZ · PRES) + FACOMP/L · (PRE/34 + PH2) BRPH3 = FUSF · PRES · NANLZ · D23 + FAMDS · PRE/34 · NBRPH5 · NANLZ + FAPSD · PRES · NANLZ · N97 BRPH5 = (ANLZ · PRES) + FUS · PRES + FUSF · PRES · ND23 BRPH6 = (FAST/M · PRES · NOUO) · NANLZ BRPH8 = FAMT · SW2 · PRE/34 BRPH10 = FUEXU · PRES · NANLZ	

PREP.

13 of 13

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 10 T5L OR DR	<p>END OF EXECUTION \Rightarrow ENDE</p> <p>$MB \rightarrow C$</p> <p>$C \rightarrow D$</p> <p>$C_{1-7} \rightarrow O$ $C_{8-11} \rightarrow R$ } \rightarrow</p> <p>UPDATE PROGRAM ADDR.</p> <p>INCR. PROG. ADDR IF NOT AS NOTED } $P+1 \rightarrow P$ ①</p> <p>DECR. PROG. ADDR IF INST. IS TO BE REPEATED } $P-1 \rightarrow P$ ②</p> <p>REFERENCE ADDR. \Rightarrow PRESET D \rightarrow S</p>	<p>ENDE = EXC · PH10</p> <p>$C_n = MB_n \cdot CXMB$</p> <p>$DXC = PH10$</p> <p>$OXC = PH10$</p> <p>$PUC31 = N(FUEXU, END) \cdot NIOSC \cdot PH10 \cdot NHALT \cdot NINT \cdot NKAHOLD$</p> <p>$PDC31 = FUEXU \cdot (INT + IOSC) \cdot ENDE + FUMMC \cdot NMAGE \cdot ENDE \cdot (INT + IOSC)$</p> <p>$S/SXD = PH10$</p>	<p>ENDE IS PHASE 10 FOR ALL INST.</p> <p>EXC IS SET WITH PRE1 AND INDICATES THAT INST. EXECUTION PRECEDED THIS PH10.</p> <p>① FUNCTIONS WHICH PROG ADDR IS NOT UPDATE ARE (A) EXECUTE INST (B) IOSERVICE CALL (C) INTERRUPT (D) HALT (E) P HOLD</p> <p>② INST. IS RECREATED IF MMC OF EXU CHAIN WAS TERMINATED BY INTERRUPT OR IO SERVICE CALL</p>

ENDE

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 10	<p>$IOENABLE \Rightarrow IOEN$</p> <p>INTERRUPT ENABLE \Rightarrow IEN</p> <p>SET ARITH OVERFLOWTRAP</p> <p>INDEX \Rightarrow { PRESET D08-11 \rightarrow LR/ PRESET RR \rightarrow A</p> <p>ENABLE PRE1 \Rightarrow PRE1EN</p> <p>CLEAR & RESET/A</p> <p>CLEAR \Rightarrow ZERO \rightarrow { PHASE F/F NBR SW_n MC_n ANLE BC_n DIOT_n EXC IX OVERIND DIOWD DIIND INTRAP</p>	<p>$S/IOEN = IOSC \cdot PH10 \cdot NI0INH$</p> <p>$IEN = KRUN \cdot PH10 \cdot NIOSC$</p> <p>$S/TRAP = AM \cdot CC2 \cdot PH10 \cdot OVERIND$</p> <p>$S/LRXD = OXC$</p> <p>$S/AXRR = PH10$</p> <p>$PRE1EN = N(S/TRAP) \cdot N(S/INTRAP) \cdot NIOSC \cdot NHALT$</p> <p>$S/PRE1 = PRE1EN \cdot PH10$</p> <p>$CLEAR = PH10 + RESET/B$</p> <p>$RESET/A = CLEAR + \dots$</p>	

ENDE

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p>CONTENTS OF REGISTERS AT END OF PREPARATION</p> <p> $FALD/W/1 \Rightarrow (D) : EW$ " $\Rightarrow (P) : \text{PROG. ADDR.}$ $FADW/1 \Rightarrow (D) : EW \vee I$ " $\Rightarrow (P) : \text{EFF. ADDR.}$ " $\Rightarrow (B) : \text{PROG. ADDR.}$ </p> <p>LOAD RELATED EVENTS DURING PREP.</p> <p> $LI \left. \vphantom{LI} \right\} \Rightarrow \left\{ \begin{array}{l} \text{SIGN PAD IMMED.} \\ \text{PRESET D} \rightarrow S \\ \text{BRANCH TO PRE4} \end{array} \right.$ $LCFI \left. \vphantom{LCFI} \right\} \Rightarrow \left\{ \begin{array}{l} \text{SIGN PAD IMMED.} \\ \text{PRESET D} \rightarrow S \\ \text{BRANCH TO PRE4} \end{array} \right.$ </p> <p> $FALOAD \left. \vphantom{FALOAD} \right\} \Rightarrow \text{PRESET D} \rightarrow S$ $FALCFP \left. \vphantom{FALCFP} \right\} \Rightarrow \text{PRESET D} \rightarrow S$ $FALOAD/C \Rightarrow \text{PRESET } -D \rightarrow S$ </p> <p> $FAS10 \left. \vphantom{FAS10} \right\} \Rightarrow \text{SET MEMORY REQUEST}$ $FADW/1 \left. \vphantom{FADW/1} \right\} \Rightarrow \text{SET MEMORY REQUEST}$ </p> <p> $FAS11 \Rightarrow \text{SET FAST MEM WRITE}$ $FADW/1 \Rightarrow \text{MERGE1} \rightarrow LR$ </p>	<p><u>INSTRUCTION FAMILIES</u></p> <p> $FALOAD : LI, LB, LH, LW, LD$ $FALOAD/C : LCH, LCW, LCD$ $FALCFP : LCFI, LCF, LRP$ $FALCF : LCFI, LCF$ $FADW/1 : LD, LCD; \text{ ALSO: AD, SD, CD}$ $FAS10 : LI, LB, LH, LW, LCF, LCFI, LRP$ $\quad \quad \quad LCH, LCW, \text{ plus others}$ $FAS11 : LI, LB, LH, LW, LD, LCH, LCW, LCD$ </p> <p> $SPIM = (FULI + FULCFI) \cdot PRE1$ $S/SXD = (FULI + FULCFI) \cdot PRE1$ $BRPRE4 = (FULI + FULCFI) \cdot PRE1 \cdot NANLZ$ </p> <p> $S/SXD = FALOAD \cdot (PRE/34 + PH2)$ $\quad \quad \quad + FALCFP \cdot PRE/34$ $S/SXMD = FALOAD/C \cdot (PRE/34 + PH2)$ </p> <p> $S/MRQ/1 = FAS10 \cdot PRE/34$ $S/MRQ/3 = FADW/1 \cdot (PRE/34 + PH2)$ </p> <p> $S/RW = FAS11 \cdot (PRE/34 + PH2) \cdot NOL1$ $S/LR31 = FADW/1 \cdot (NANLZ \cdot PRE3)$ </p>	<p>INST DESCRIBED BY THIS SEQUENCE</p> <p>THESE FAMILIES INCLUDE SEVERAL TYPES OF INSTRUCTIONS</p> <p>PRE/34 IS LAST PHASE OF PREPARATION</p> <p>FAS10: FETCH NEXT INST FADW/1: FETCH EW</p>

"FALOAD": LI (22), LB (72), LH (52), LW (32), LD (12), LCH (5A), LCW (3A), LCD (1A), LCFI (02), LCF (70), LRP (2F)
1 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1	<p> $FALOAD \left. \vphantom{FALOAD} \right\} \Rightarrow D \rightarrow S$ $FALCFP \left. \vphantom{FALCFP} \right\} \Rightarrow S \rightarrow RR$ $FALOAD/C \Rightarrow -D \rightarrow S$ $FALCF \Rightarrow \left\{ \begin{array}{l} S2427 \rightarrow CC \\ S2931 \rightarrow FC \end{array} \right.$ $FULRP \Rightarrow S2327 \rightarrow RP$ </p> <p> $FAS11 \Rightarrow \text{SET } CC3 \ \& \ CC4$ LOAD POSITIVE $\Rightarrow \text{SET } CC3$ LOAD NEGATIVE $\Rightarrow \text{SET } CC4$ </p> <p> $FADW/1 \left\{ \begin{array}{l} \text{PRESET B} \rightarrow S \\ \text{PRESET RR} \rightarrow A \end{array} \right.$ </p> <p> $FULCD \Rightarrow \text{HOLD END CARRY}$ $FAS10 \Rightarrow \text{BRANCH TO ENDE}$ </p>	<p> $S_n = PR_n$ $S/RR_n = S_n \cdot RW$ $CCXS/3 = FALCF \cdot PH1 \cdot R30$ $FCXS = FALCF \cdot PH1 \cdot R31$ $RPXS = FULRP \cdot PH1$ </p> <p> $TESTS = FAS11 \cdot (PH1 + PH3)$ $S/CC3 = SGTZ \cdot TESTS$ $S/CC4 = S_0 \cdot TESTS$ </p> <p> $S/SXB = FADW/1 \cdot PH1$ $S/AXRR = FADW/1 \cdot PH1$ $KOOHOLD = FADW/1 \cdot PH1$ $S/SWO/NZ = KOOHOLD$ $BRPH10 = FAS10 \cdot PH1$ </p>	<p>SGTZ: SUM GREATER THAN ZERO</p>
PH 2	<p> $RR \rightarrow A$ $MB \rightarrow C$ $C \rightarrow D$ $B \rightarrow S$ $S \rightarrow P$ </p>	<p> $S/An = RR_n \cdot AXRR$ $C_n = MB_n \cdot CXMB$ $DxC = FADW/1 \cdot PH2$ $S_n = B_n \cdot SXB$ $PXS = FADW/1 \cdot PH2$ </p>	
DR	<p>PRESETS</p> <p> $FULD \Rightarrow \text{PRESET D} \rightarrow S$ $FULCD \Rightarrow \text{PRESET } -D \rightarrow S$ $FADW/1 \Rightarrow \left\{ \begin{array}{l} \text{PRESET FM WRITE} \\ \text{MEM REQ} \end{array} \right.$ </p>	<p> $S/SXD = FALOAD \cdot (PRE/34 + PH2)$ $S/SXMD = FALOAD/C \cdot (PRE/34 + PH2)$ $S/RW = FAS11 \cdot (PRE/34 + PH2)$ $S/MRQ/3 = FADW/1 \cdot PH2$ </p>	

FALOAD

2 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH3 T8L	$\pm D \rightarrow S$ $S \rightarrow RR$ LD } \Rightarrow SET CC3, CC4 VIA TESTS LCD } AND S3263Z LOAD POSITIVE \Rightarrow SET CC3 LOAD NEGATIVE \Rightarrow SET CC4 BRANCH TO ENDE	$S_n = PR_n$ $S/RR_n = S_n \cdot RW$ $TESTS = FAS11 \cdot (PH1 + PH3)$ $S3263Z = NSWO \cdot NTESTS$ $S/CC3 = SGTZ \cdot TESTS$ $S/CC4 = SO \cdot TESTS$ $BRPH10 = FADW/i \cdot PH3$	
PH10 DR	NORMAL ENDE		

FALOAD

3 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	CONTENTS OF REGISTERS AT THE END OF PREPARATION LAD \Rightarrow (D) : EW1 FALOAD/A · N0U1 \Rightarrow (D) : EW FALOAD/A \Rightarrow { (A) : RR (P) : EW ADDR. (B) : PROG. ADDR. FALOAD/A \Rightarrow PRESET B \rightarrow S POS SIGN \Rightarrow SET SW7	INSTRUCTION FAMILY FALOAD/A : LAH, LAW, LAD FULAWORDW : LAW OR LAD $S/SXB = FALOAD/A \cdot (PRE/34 + PH2)$ $S/SW7 = FULAW \cdot ORDW \cdot NDO \cdot PRE/34$ $+ FALOAD/A \cdot OU5 \cdot ND16 \cdot PRE/34$	FALOAD/A · N0U1 \Rightarrow LAH, LAW RR \rightarrow A IS AUTO FUNCTION AND CONTENTS OF RR ARE NOT USED BY THIS SEQUENCE.
PH1 T5L	$B \rightarrow S$ FALOAD/A · N0U1 $\rightarrow S \rightarrow P$ FALOAD/A \Rightarrow SET CORE MEM REQ. \Rightarrow SET FM WRITE POS. SIGN \Rightarrow SET D \rightarrow S NEG. SIGN \Rightarrow SET -D \rightarrow S MERGE 1 \rightarrow /LR31/	$S_n = B_n \cdot SXB$ $PXS = FALOAD/A \cdot N0U1 \cdot PH1$ $S/MRQ/3 = FALOAD/A \cdot (PH1 + PH3)$ $S/RW = FALOAD/A \cdot (PH1 + PH3)$ $S/SXD = FALOAD/A \cdot (PH1 + PH3) \cdot SW7$ $S/SXMD = FALOAD/A \cdot (PH1 + PH3) \cdot NSW7$ $S/LR31 = FULAD \cdot PH1$	$S/MRQ/3 \Rightarrow$ CORE REQ WITH DATA RELEASE AUTO. SET ON FOLLOWING CLOCK. LAD : FETCH EWO NLAD : FETCH NEXT INST

"FALOAD/A" (Load Absolute) : LAH (5B), LAW (3B), LAD (1B)

1 of 3

PHASE/	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 T8L	$\pm D \rightarrow S$ $S \rightarrow RR$ FALOAD/A \Rightarrow PRESET B \rightarrow S SET CC3 AND CC4 VIA TESTS SUM \neq 0 \Rightarrow SET SWO END CARRY HOLD OVERFLOW \Rightarrow SET CC2 N(LAD) \Rightarrow BRANCH TO PH10	$S_n = PR_n$ $S/RR_n = S_n \cdot R_w$ $S/SxB = FALOAD/A \cdot (PRE/34 + PH2)$ $TESTS = FALOAD/A \cdot PH2$ $S/SWO = K00HOLD \cdot NS003IZ$ $K00HOLD = FALOAD/A \cdot PH2$ $S/FL3 = K00HOLD \cdot K00$ $PROBOVER = FALOAD/A \cdot PH2 \cdot N01$ $BRPH10 = FALOAD/A \cdot PH2 \cdot N041$	LOAD EWO NO OVFL INDICATION FOR LAH INST
PH3 DR	$B \rightarrow S$ $S \rightarrow P$ (SET CORE MEM. REQ LAD \Rightarrow { SET FM WRITE $MB \rightarrow C$ $C \rightarrow D$ POS. SIGN \Rightarrow PRESET D \rightarrow S NEG. SIGN \Rightarrow PRESET -D \rightarrow S FL3 \Rightarrow PRESET K31	$S_n = B_n \cdot SxB$ $PXS = FALOAD/A \cdot PH3$ $S/MRQ/3 = FALOAD/A \cdot (PH1 + PH3)$ $S/RW = FALOAD/A \cdot (PH1 + PH3)$ $C_n = MB_n \cdot MBxC$ $DxC = FALOAD/A \cdot PH3$ $S/SXD = FALOAD/A \cdot (PH1 + PH3) \cdot NDO$ $S/SXMD = FALOAD/A \cdot (PH1 + PH3) \cdot DO$ $S/K31 = FALOAD/A \cdot PH3 \cdot FL3$	LAD - ONLY FETCH NEXT INST

FALOAD/A

2 of 3

PHASE/	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS									
PH4 T8L	$\pm D \rightarrow S$ $S \rightarrow RR$ SET CC3 AND CC4 VIA TESTS LOAD \neq 0 \Rightarrow SET CC3 SUM GREATER THAN ZERO OVERFLOW \Rightarrow SET CC2 BRANCH TO ENDE	$S_n = PR_n$ $S/RR_n = S_n \cdot R_w$ $TESTS = FALOAD/A \cdot PH4$ $S/CC3 = SGTZ \cdot TESTS$ $S3263Z = NTESTS/1 \cdot NSWO$ $SGTZ = NS0063 \cdot NS0$ $PROBOVER = FALOAD/A \cdot PH4$ $S/OVERIND = PROBOVER$ $S/CC2 = PROBOVER \cdot (S00 \oplus S0)$ $BRPH10 = FALOAD/A \cdot PH4$	<table style="margin-left: auto; margin-right: auto;"> <tr> <td></td> <td style="text-align: center;">CC3</td> <td style="text-align: center;">CC4</td> </tr> <tr> <td>S0063 = 0</td> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> </tr> <tr> <td>S0063 > 0</td> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> </tr> </table> 		CC3	CC4	S0063 = 0	0	0	S0063 > 0	1	0
	CC3	CC4										
S0063 = 0	0	0										
S0063 > 0	1	0										
PH10 (ENDE) DR	NORMAL ENDE	$S/TRAP = ENDE \cdot CC2 \cdot \text{AM} \cdot \text{OVERIND}$										

FALOAD/A

3 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p>CONTENTS OF REGISTERS AT THE END OF PREPARATION</p> <p>(D) : EW (A) : RR (P) : PROG. ADDRESS</p> <p>AND \Rightarrow PRESET $A \wedge D \rightarrow S$ OR \Rightarrow PRESET $A \vee D \rightarrow S$ EOR \Rightarrow PRESET $A \oplus D \rightarrow S$ FASIO \Rightarrow SET CORE MEM. REQ. FASII \Rightarrow SET FM WRITE</p>	<p>INSTRUCTION FAMILIES</p> <p>FASIO : AND, OR, EOR, PLUS OTHERS FASII : AND, OR, EOR, PLUS OTHERS</p> <p>0U4.0L8 : EOR 0U4.0L9 : OR 0U4.0LB : AND } FALOGIC</p> <p>S/PRXAD = 0U4.0LB.PRE3 S/SXAORD = 0U4.0L9.PRE3 S/SXAORD = 0U4.0L8.PRE3 S/MRQ/1 = FASIO.PRE/34 S/RW = FASII.(PRE/34 + PH2).NDL1</p>	<p>THESE FAMILIES INCLUDE SEVERAL TYPES OF INSTRUCTIONS</p> <p>FETCH NEXT INST.</p>

OR (49), EOR (48), AND (4B)

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1	<p>AND $\Rightarrow A \wedge D \rightarrow S$ OR $\Rightarrow A \vee D \rightarrow S$ EOR $\Rightarrow A \oplus D \rightarrow S$ S \rightarrow RR</p>	<p>$S_n = PR_n$</p> <p>$S/RR_n = S_n \cdot R_w$</p>	<p>WHERE N IS DEFINED AS EACH OF 32 BITS</p>
T8L	<p>FASII \Rightarrow SET CCI & CC2 VIA TESTS</p> <p>FASIO \Rightarrow BRANCH TO ENDE</p>	<p>TESTS = FASII.(PH1+PH3) S/CC3 = SGTZ.TESTS S/CC4 = SO.TESTS BRPHIO = FASIO.PHI</p>	<p>SEE FAARITH, PH3 SEQUENCE FOR TESTS DETAILS</p>
PH 10 ENDE DR	<p>NORMAL ENDE</p>		

OR, EOR, AND

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p>CONTENTS OF REGISTERS AT THE END OF PREPARATION:</p> <p> $\left. \begin{array}{l} \text{NFADW/1} \\ \text{FADW/1} \end{array} \right\} \begin{array}{l} \text{(D) : EW} \\ \text{(A) : RROOBI} \\ \text{(P) : PROG ADDR} \\ \text{(D) : EWV!} \\ \text{(A) : RRV!} \\ \text{(P) : EW ADDR.} \\ \text{(B) : PROG ADDR.} \end{array}$ </p> <p>EVENTS DURING PREP:</p> <p> $\text{FAADD} \Rightarrow \text{PRESET } A + D \rightarrow S$ $\text{FASUB} \Rightarrow \text{PRESET } A - D \rightarrow S$ $\left. \begin{array}{l} \text{FASIO} \\ \text{FADW/1} \end{array} \right\} \Rightarrow \text{SET MEMORY REQUEST}$ $\text{FASII} \Rightarrow \text{SET FAST MEMORY WRITE}$ $\text{FADW/1} \Rightarrow \text{MERGE } 1 \rightarrow \text{LR}$ </p>	<p>INSTRUCTION FAMILIES</p> <p> $\text{FAARITH} : \text{AD, AI, AW, AH, SD, SW, SH}$ $\text{FAADD} : \text{AD, AI, AW, AH, AWM}$ $\text{FASUB} : \text{SD, SW, SH, CD, CI, CW, CH, CE, CLM, CLR}$ $\text{FASIO} : \text{AW, AI, AH, SW, SH, PLUS OTHERS}$ $\text{FASII} : \text{AD, AW, AI, AH, SD, SW, SH, PLUS OTHERS}$ $\text{FADW/1} : \text{AD, SD ALSO LD, LCD, CD}$ </p> <p> $\text{S/SXAPD} = \text{FAADD} \cdot (\text{PRE/34} + \text{PH2})$ $\text{S/SXAMD} = \text{FASUB} \cdot (\text{PRE/34} + \text{PH2})$ $\text{S/MRQ/1} = \text{FASIO} \cdot \text{PRE/34}$ $\text{S/MRQ/3} = \text{FADW/1} \cdot (\text{PRE/34} + \text{PH2})$ $\text{S/RW} = \text{FASII} \cdot (\text{PRE/34} + \text{PH2}) \cdot \text{NOL1}$ $\text{S/LR3I} = \text{FADW/1} \cdot (\text{NANLZ} \cdot \text{PRE3})$ </p>	<p>← INST(S) COVERED BY THIS SEQUENCE</p> <p>THESE FAMILIES INCLUDE SEVERAL TYPES OF INSTRUCTIONS, SEE COMBINED LISTS P.</p> <p>PRE/34: LAST PHASE OF PREP PH2: REPEAT FOR FADW/1</p> <p>FASIO: FETCH NEXT INST. FADW/1: FETCH EW</p>

"FAARITH": AI(20), AH(50), AW(30), AD(10), SH(56), SW(38), SD(18)

1 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1 TILL	<p> $\text{FAADD} \Rightarrow A + D \rightarrow S$ $\text{FASUB} \Rightarrow A - D \rightarrow S$ $S \rightarrow \text{RR}$ </p> <p> $\text{FASII} \Rightarrow \text{PROBE CCI \# CC2 VIA TESTS}$ $\text{FAARITH} \Rightarrow \begin{cases} \text{PROBE OVERFLOW} \\ \text{SET CCI TO END CARRY} \end{cases}$ </p> <p> $\text{FADW/1} \Rightarrow \begin{cases} \text{PRESET } B \rightarrow S \\ \text{PRESET } \text{RR} \rightarrow A \\ \text{SAVE } S \neq 0 \\ \text{HOLD END CARRY} \end{cases}$ </p> <p> $\text{FASIO} \Rightarrow \text{BRANCH TO ENDE}$ </p> <p> $\text{END CARRY} \Rightarrow \text{SET CCI}$ $\text{OVERFLOW} \Rightarrow \text{SET CC2}$ </p> <p> $\text{POSITIVE RESULT} \Rightarrow \text{SET CC3}$ $\text{NEGATIVE RESULT} \Rightarrow \text{SET CC4}$ </p>	<p> $S_n = (\text{PR}_n \oplus \text{K}_n) \cdot \text{SXADD}$ $\text{SXADD} = \text{GXAD} + \text{GXNAD} + \text{GXAND} + \text{K3I}$ $\text{RR}_n = S_n \cdot \text{RW}$ </p> <p> $\text{TESTS} = \text{FASII} \cdot (\text{PH1} + \text{PH3})$ $\text{PROBEOVER} = \text{FAARITH} \cdot (\text{PH1} + \text{PH3})$ $\text{CCIXK00} = \text{FAARITH} \cdot (\text{PH1} + \text{PH3})$ $\text{S/SXB} = (\text{FADW/1} \cdot \text{PH1})$ $\text{S/AXRR} = (\text{FADW/1} \cdot \text{PH1})$ $\text{S/SWO/NZ} = \text{K00HOLD} \cdot \text{NS003IZ}$ $\text{S/FL3} = \text{K00HOLD} \cdot \text{K00}$ $\text{K00HOLD} = \text{FADW/1} \cdot \text{PH1} + \text{FALOAD/A} \cdot \text{PH2}$ $\text{BRPH10} = \text{FASIO} \cdot \text{PH1}$ </p> <p> $\text{S/CCI} = \text{CCIXK00}$ $\text{S/CC2} = \text{PROBEOVER} \cdot (\text{S00} \oplus \text{S0})$ $\text{S/OVERIND} = \text{PROBEOVER}$ $\text{S/CC3} = \text{SGTZ} \cdot \text{TESTS}$ $\text{S/CC4} = \text{S0} \cdot \text{TESTS}$ </p>	<p>WHERE n is defined as each of 32 bits</p> <p>$\text{FADW/1} \Rightarrow S \rightarrow \text{RRV1}$</p> <p>SEE PH3 OF THIS SEQUENCE FOR TESTS, OVERFLOW, AND END CARRY DETAILS FOR DOUBLEWORD ADD MOST SIGNIFICANT HALF.</p>

FAARITH

2 of 4

PHASE/	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 2	$\left. \begin{array}{l} B \rightarrow S \\ S \rightarrow P \\ MB \rightarrow C \\ C \rightarrow D \\ RR \rightarrow A \end{array} \right\} \text{FADW/1} \Rightarrow$	$S_n = B_n \cdot SXB$ $PXS = FADW/1 \cdot PH2$ $C_n = MB_n \cdot CXMB$ $DXC = FADW/1 \cdot PH2$ $S/A_n = RR_n \cdot AXRR$	FADW/1 ONLY XFER PROG ADDR TO P REQ.
DR	FAADD \Rightarrow PRESET $A + D \rightarrow S$ FASUB \Rightarrow PRESET $A - D \rightarrow S$ FADW/1 \Rightarrow SET CORE MEM. REQ. DOUBLE PRECISION ADD OR SUBTRACT END CARRY GOES TO LSB CARRY $K00[PH2] \rightarrow K31[PH3]$ FAS11 \Rightarrow PRESET WRITE TO FM	$S/SXAPD = FAADD \cdot (PRE/34 + PH2)$ $S/SXAMD = FASUB \cdot (PRE/34 + PH2)$ $S/MRQ/3 = FADW/1 \cdot (PRE/34 + PH2)$ $S/K31 = FADW/1 \cdot PH2 \cdot FL3$ $S/RW = FAS11 \cdot (PRE/34 + PH2) \cdot NOLI$	FETCH NEXT INST K31 IS BUILT UPSIDE DOWN

FAARITH

3 of 4

PHASE/	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 3	FAADD $\Rightarrow A + D \rightarrow S$ FASUB $\Rightarrow A - D \rightarrow S$ $S \rightarrow RR$ PROBE CC3 & CC4 WITH TESTS NSW0 $\Rightarrow S3263 = 0$	$S_n = (PR_n \oplus K_n) \cdot SXADD$ $SXADD = GXAD + GXNAD + GXAND + K31$ $RR_n = S_n \cdot R_w$ $\left\{ \begin{array}{l} TESTS = FAS11 \cdot (PH1 + PH3) \\ S3263Z = NTESTS/1 \cdot NSW0 \\ SGTZ = (S0063 \neq 0) \cdot NS0 \cdot NFACOMP \\ S/CC3 = SGTZ \cdot TESTS \\ S/CC4 = S0 \cdot TESTS \\ PROBEOVER = FAARITH \cdot (PH1 + PH3) \\ S/CC2 = PROBEOVER \cdot (S00 \oplus S0) \\ S/OVERIND = PROBEOVER \\ CC1XK00 = FAARITH \cdot (PH1 + PH3) \\ S/CC1 = CC1XK00 \cdot K00 \\ BRPH10 = FADW/1 \cdot PH3 \end{array} \right.$	MOST SIGNIFICANT HALF OF DOUBLEWORD ADD. SWO ($S3263 \neq 0$) INTO SGTZ (SUM GREAT- ER THAN ZERO) CONDITION CODES SET IN PHASE 1 ARE OVERRIDEN BY R/CC DURING PH3
ENDE	AM (ARITH. MASK) \Rightarrow TRAP TO '43' ON OVERFLOW	$S/TRAP = ENDE \cdot CC2 \cdot AM \cdot OVERIND$ $S/TR30 = ENDE \cdot CC2 \cdot AM \cdot OVERIND$ $S/TR31 = ENDE \cdot CC2 \cdot AM \cdot OVERIND$	
DR	NORMAL ENDE		

FAARITH

4 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE	<p>CONTENTS OF REGISTERS</p> <p>(A) : RR (NOT USED)</p> <p>(D) : EFF. LOCATION</p> <p>(B) : PROG. ADDR.</p> <p>(F) : EFF. ADDR.</p> <p>PRESET A → S</p>	$S/SXA = F\text{AMT} \cdot \text{PRE}/34$	<p>FAMT</p> <p>MTW (33)</p> <p>MTH (53)</p> <p>MTB (73)</p>
PH 1	<p>(R≠0) ⇒ SET SW2</p> <p>R POSITIVE (NR28) ⇒ R → A</p> <p>R NEGATIVE (R28) ⇒ NR → A</p> <p>R > 0 ⇒ PRESET A+D → S</p> <p>R < 0 ⇒ PRESET D-A-1 → S</p> <p>R = 0 ⇒ PRESET D → S</p> <p>INTRAP ⇒ SET INTERRUPT CLOCK ENABLE</p> <p>NINTRAP ⇒ SET TILL TIMING</p>	$S/SW2 = F\text{AMT} \cdot \text{PH1} \cdot \text{NR28}$ $A \times R = F\text{AMT} \cdot \text{PH1} \cdot \text{NR28}$ $A \times \text{NR} = F\text{AMT} \cdot \text{PH1} \cdot \text{R28}$ $S/SXAPD = F\text{AMT} \cdot \text{PH1} \cdot \text{NR28} \cdot \text{NR28}$ $S/SXDMAM1 = F\text{AMT} \cdot \text{PH1} \cdot \text{R28}$ $S/SXD = F\text{AMT} \cdot \text{PH1} \cdot \text{R28}$ $S/CEINT = F\text{AMT} \cdot \text{PH1} \cdot \text{INTRAP}$ $S/TIIL = F\text{AMT} \cdot \text{PH1} \cdot \text{NINTRAP}$	
T5L			

"FAMT": MTB (73), MTH (53), MTW (33)

1 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 2	<p>MTH } · (R≠0) ⇒ LOAD BYTE COUNTER</p> <p>MTB }</p> <p>R > 0 ⇒ A+D → S</p> <p>R < 0 ⇒ D-A-1 → S</p> <p>R = 0 ⇒ D → S</p> <p>S → A</p> <p>NINTRAP</p> <p>SET CC3 & CC4 VIA TESTS</p> <p>RESULT POS ⇒ SET CC3</p> <p>NEG ⇒ SET CC4</p> <p>END CARRY ⇒ SET CC1</p> <p>BYTE END CARRY</p> <p>FUMTB ⇒ SET FLAG3</p> <p>OVERFLOW ⇒ SET CC2</p> <p>HALF WD OVEL</p> <p>MTB ⇒ CRUSH S23</p> <p>PHASE 2 CONTINUED</p>	$S/BC0 = F\text{AMT} \cdot \text{PH2} \cdot 01 \cdot \text{NP32} \cdot \text{NR28}$ $S/BC1 = F\text{AMT} \cdot \text{PH2} \cdot 017 \cdot \text{NP33} \cdot \text{NR28}$ $BCK = F\text{AMT} \cdot \text{PH2} \cdot 01 \cdot \text{NR28}$ $S_n = (K_n \oplus \text{PR}_n) \cdot \text{SXADD} + \text{PR}_n$ $A \times S = F\text{AMT} \cdot \text{PH2}$ $\text{TESTS} = F\text{AMT} \cdot \text{PH2} \cdot \text{NINTRAP}$ $S \text{GTZ} = (S0063 \neq 0) \cdot \text{NSO} \cdot \text{NFACOMP}$ $S/CC3 = \text{TESTS} \cdot S \text{GTZ}$ $S/CC4 = \text{TESTS} \cdot S0$ $\text{CC1} \times \text{K00} = F\text{AMT} \cdot \text{PH2} \cdot \text{NINTRAP}$ $\text{CC1} \times \text{K23} = F\text{AMT} \cdot \text{PH2} \cdot \text{NINTRAP} \cdot 017$ $S/FL3 = \text{CC1} \times \text{K23}$ $\text{PROB OVER} = F\text{AMT} \cdot \text{PH2} \cdot \text{NINTRAP}$ $\text{PROB OVER/H} = F\text{AMT} \cdot \text{PH2} \cdot \text{NINTRAP} \cdot 015$ $\text{OVERIND} = \text{PROB OVER}$ $S/CC2 = \text{PROB OVER} \cdot (S00 \oplus S0) + \text{PROB OVER/H} \cdot (S15 \oplus S16)$ $S23 = I \cdot \text{CC1} \times \text{K23}$	<p>* TIMING</p> <p>NINTRAP } = T8L</p> <p>R ≠ 0 }</p> <p>R = 0 = T5L</p> <p>INTRAP = T5L</p>

FAMT

2 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 2	INTRAP ⇒ { EXIT HIGHEST PRIORITY ARM HIGHEST PRIORITY TRIGGER COUNT ZERO PRESET A → S (R≠0), MTW ⇒ SET CORE WRITE { R=0 OR MTW } ⇒ BRANCH TO PH8	LEVACT = FAMT. PH2. INTRAP LEVARM = FAMT. PH2. INTRAP CNTZERO = FAMT. PH2. INTRAP. S0031Z S/SXA = FAMT. (PRE/34 + PH2) S/MBXS = FAMT. PH2. N01. NRZ BRPH8 = FAMT. PH2. (RZ + N01)	
PH 3 T5L	MTH. OVFL. NINTRAP } AJUST SIGN OR MTB = NINTRAP } MTH. OVFL ⇒ EXCHANGE CC3 ↔ CC4 MTB ⇒ TEST BYTE = 0 FUMTSIGN ⇒ CC3 & CC4 RESET BRANCH TO PRE4 FOR PREWRITE ALIGN	FUMTSIGN = FAMT. PH3. NINTRAP. (CG2 + N045) FUMTOVER = FUMTSIGN. NFL3 S/CC3 = FUMTOVER. CC4 S/CC4 = FUMTOVER. CC3 S/CC3 = FUMTSIGN. FL3. NS1631Z R/CC3 = FUMTSIGN R/CC4 = FUMTSIGN BRPRE4 = FAMT. PH3	SIG23 WILL BE ZERO DUE TO PH2 (CRUSH S23)

FAMT

3 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE 4 T5L	LEFT ALIGN A BRANCH TO PH8 SET A → S SET CORE MEM. WRITE BC ≠ 0 SUSTAIN PH4	AXAL8 = FAMT. SW2. NBCE. PRE4 BRPH8 = FAMT. SW2. PRE/34 S/SXA = FAMT. PRE/34 S/MBXS = FAMT. SW2. PRE/34 BPPRE4 = PRE4. NBCE	
PH 8 DR	A → S S → MB	S _n = PR _n MB _n = S _n · MBXS	
PH 9 T5L	B → S → P SET CORE MEM REQ RESET INTRAP	PXSXB = NFAFL. NFAMDS. PH9 S/MRQ/2 = PXSXB R/INTRAP = FAMT. PH9	
PH 10 ENDE	NORMAL ENDE		

FAMT

4 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 DR	$\text{FASTORE}/1 \Rightarrow \begin{cases} A \rightarrow S \\ S \rightarrow MB \end{cases}$ <p>BRANCH TO PH9</p>	$S_n = PR_n$ $MB_n = S_n \cdot MBXS$ $BRPH9 = \text{FASTORE} \cdot PH2$	
PH9 T5L	$B \rightarrow S$ $S \rightarrow P$ <p>PRESET $A \rightarrow S$</p>	$SxB = PxSxB$ $PXS = PxSxB$ $S/SxA = \text{FASTORE} \cdot PH9$	
PH10 DR	$A \rightarrow S$ $\text{STH} \Rightarrow \begin{cases} \text{SET CC2 IF } S0016 \neq 0 \\ \text{OR ALL ONES} \end{cases}$ $\text{AWM} \Rightarrow \begin{cases} \text{SET TRAP} \\ \text{IF OVERFLOW. AM} \end{cases}$ <p>NORMAL ENDE</p>	$S_n = PR_n$ $S/CC2 = N(S0016Z + S0016W) \cdot (FUSTH \cdot ENDE)$ $S/TRAP = ENDE \cdot CC2 \cdot AM \cdot \text{OVERIND}$ $S/TR30 = ENDE \cdot CC2 \cdot AM \cdot \text{OVERIND}$ $S/TR31 = ENDE \cdot CC2 \cdot AM \cdot \text{OVERIND}$	

FASTORE

3 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p>CONTENT OF REGISTERS AT THE END OF PREPARATION</p> <p>(C) : EW (D) : EW (A) : RRV1</p> <p>LS } \Rightarrow (P) : PROG. ADDR. CS } STS \Rightarrow (P) : EW ADDR. STS \Rightarrow (B) : PROG. ADDR.</p> <p>END OF PREP.</p> <p>LS } \Rightarrow PRESET $A \rightarrow S$ CS } STS \Rightarrow PRESET $NA \rightarrow S$ FASEL \Rightarrow PRESET $S \rightarrow C$</p>	<p><u>FAMILY SIGNALS</u></p> <p>FASEL = LS, STS, CS FACOMP = CS, OTHER COMP INST(S).</p> <p>S/PRXAD = FASEL · PRE3 · N0L7 S/PRXNAD = FASEL · PRE3 · 0L7 S/CXS = FASEL · PRE3</p>	<p><u>SELECTIVE INST(S).</u></p> <p>CS - COMPARE SEL. 45 LS - LOAD SEL 4A STS - STORE SEL 47</p>
PH1 T5L	<p>LS } \Rightarrow $A \rightarrow S$ CS } STS \Rightarrow $NA \rightarrow S$</p> <p>$S \rightarrow C$</p> <p>FASEL \Rightarrow $\begin{cases} \text{PRESET } A \rightarrow S \\ \text{PRESET } RR \rightarrow A \end{cases}$</p>	$S_n = PR_n$ $C_n = S_n \cdot CXS$ $S/SxA = \text{FASEL} \cdot PH1$ $S/AXRR = \text{FASEL} \cdot PH1$	<p>LS } \Rightarrow (C) : $[EW \wedge (RRV1)]$ CS } STS \Rightarrow (C) : $[EW \wedge (RRV1)]$</p>

"FASEL": LS(4A), STS(47), CS(45)

1 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 2 T5L	$A \rightarrow S$ $\dot{S} \rightarrow D$ $RR \rightarrow A$ CS } \Rightarrow PRESET A AND $\rightarrow S$ STS } LS \Rightarrow PRESET A AND $\rightarrow S$	$S_n = PR_n$ $DXS = FASEL \cdot PH2$ $s/A_n = RR_n \cdot AxRR$ $S/PRXAD = FASEL \cdot PH2 \cdot N0LA$ $S/PRXAND = FASEL \cdot PH2 \cdot 0LA$	(D): RRV1 (A): RR
PH 3 T5L	CS } \Rightarrow A AND $\rightarrow S$ STS } LS \Rightarrow A AND $\rightarrow S$ $S \rightarrow A$ LS } \Rightarrow PRESET AVD $\rightarrow S$ STS } CS \Rightarrow PRESET A-D $\rightarrow S$ LS } \Rightarrow SET CORE MEM REQUEST CS } STS \Rightarrow SET CORE MEM. WRITE LS \Rightarrow SET FM WRITE CS \Rightarrow SET TILL $C \rightarrow D$	$S_n = PR_n$ $AxS = FASEL \cdot PH3$ $S/SXAORD = FASEL \cdot PH3 \cdot N0L5$ $S/SXAMD = FASEL \cdot PH3 \cdot 0L5$ $S/MRQ/1 = FASEL \cdot PH3 \cdot N0L7$ $S/MBXS = FASEL \cdot PH3 \cdot 0L7$ $S/RW = FASEL \cdot PH3 \cdot 0LA$ $S/TILL = FASEL \cdot PH3 \cdot 0L5$ $DXC = FASEL \cdot PH3$	CS } \Rightarrow (A): [RR \wedge (RRV1)] STS } LS \Rightarrow (A): [RR \wedge (RRV1)] FETCH NEXT INST. STORE RESULT IN EW

FASEL

2 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 4 STS DR CS TILL LS T8L	LS } \Rightarrow AVD $\rightarrow S$ STS } CS \Rightarrow A-D $\rightarrow S$ STS \Rightarrow S \rightarrow MB LS \Rightarrow S \rightarrow RR CS } \Rightarrow SET CC3 AND CC4 LS } ACCORDING TO TESTS CS } \Rightarrow BRANCH TO ENDE LS } STS \Rightarrow BRANCH TO PH9	$S_n = PR_n$ $S_n = (PR_n \oplus K_n) \cdot SXADD$ $MB_n = S_n \cdot MBXS$ $RR_n = S_n \cdot RW$ $SGTZ = (S0031 \neq 0) \cdot NS00 \cdot FACOMP$ $SGTZ = (S0031 \neq 0) \cdot NS0 \cdot NFACOMP$ $TESTS = FASEL \cdot PH4 \cdot N0L7$ $S/CC3 = SGTZ TESTS$ $S/CC4 = S0 TESTS$ $BRPH0 = FASEL \cdot PH4 \cdot N0L7$ $BRPH9 = FASEL \cdot PH4 \cdot 0L7$	$LS \Rightarrow [R \wedge (\overline{RV1})] \vee [EW \wedge (\overline{RV1})]$ $CS \Rightarrow [(R) \wedge (RV1)] : [EW \wedge (RV1)]$ $STS \Rightarrow [(R) \wedge (RV1)] \vee [EW \wedge (\overline{RV1})]$ SIGN EXTEND FOR CS FOR DETAIL ON TESTS SEE FAARITH PH3
PH 9 T5L	STS \Rightarrow { B \rightarrow S \rightarrow P SET CORE MEM REQ.	$PXSXB = NFAFL \cdot NFAMDS \cdot PH9$ $MRQ/2 = PXSXB$	
PH10 ENDE DR	NORMAL ENDE	SEE ENDE SEQUENCE	

FASEL

3 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
END OF PREP	CONTENTS OF REGISTERS (D) : EW (P) : PROG. ADDR. SET MEM REQUEST (NEXT INST.) PRESET D → S	S/MRQ/1 = FUINT · PRE3 S/SXD = FUINT · PRE3	
PH 1 T5L	D → S S → CC CLEAR D0003 SET MERGE 1 → /LR/ PRESET D → S PRESET FM WRITE	S _n = PR _n CCXS/O = FUINT · PH1 DX/OA = FUINT · PH1 S/LR31 = FUINT · PH1 S/SXD = FUINT · (PH1 + PH3) S/RW = FUINT · (PH1 + PH3)	
PH 2 T8L	D → S S ₁₆₃₁ → RR DOWN ALIGN D IF R FIELD IS ODD R31 = 1 ⇒ BRANCH TO ENDE	S _n = PR _n S/RR _n = S _n · RW RWXZ/O1 = FUINT · PH2 DXDR8 = FUINT · PH2 BRPH10 = FUINT · PH2 · R31	RWXZ/O1 TRANSFERS ZEROS TO RR0015

INT (4B)

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 3 T5L	PRESET D → S PRESET FM WRITE DOWN ALIGN D	S/SXD = FUINT · (PH1 + PH3) S/RW = FUINT · (PH1 + PH3) DXDR8 = FUINT · PH3	
PH 4 T8L	D → S S ₁₆₃₁ → RR BRANCH TO ENDE	S _n = PR _n S/RR _n = S _n · RW RWXZ/O1 = FUINT · PH4 BRPH10 = FUINT · PH4	RWXZ/O1 INHIBITS BYTES 0 AND 1 TO RR
PH 10 ENDE T5L	NORMAL ENDE		

INT

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p>CONTENTS OF REGISTERS AT THE END OF PREP</p> <p>NFADW/I \Rightarrow $\left\{ \begin{array}{l} (D) : \text{EL (ALIGNED)} \\ (A) : \text{RR} \\ (P) : \text{PROG. ADDR.} \end{array} \right.$</p> <p>FADW/I \Rightarrow $\left\{ \begin{array}{l} (D) : \text{EWV1} \\ (A) : \text{RRV1} \\ (P) : \text{EW ADDR.} \\ (B) : \text{PROG. ADDR.} \end{array} \right.$</p> <p>END OF PREP.</p> <p>FASUB \Rightarrow PRESET A-D \rightarrow S</p> <p>FASIO } \Rightarrow SET CORE MEM REQ.</p> <p>FADW/I }</p> <p>FACOMP/I \Rightarrow SET T11L</p> <p>FADW/I \Rightarrow MERGE 1 \rightarrow LR</p> <p>CB \Rightarrow CLEAR A0023</p>	<p><u>INSTRUCTION FAMILIES</u></p> <p>FACOMP/I : CD, CI, CW, CH, CB</p> <p>FASUB : CD, CI, CW, CH, CB, PLUS OTHERS</p> <p>FASIO : CI, CW, CH, CB, PLUS OTHERS</p> <p>FADW/I : CD, PLUS OTHERS</p> <p>S/SXAMD = FASUB \cdot (PRE/34 + PH2)</p> <p>S/MRQ/1 = FASIO \cdot (PRE/34 + PH2)</p> <p>S/MRQ/3 = FADW/I \cdot (PRE/34 + PH2)</p> <p>S/T11L = FACOMP/I \cdot (PRE/34 + PH2)</p> <p>S/LR31 = FADW/I \cdot NANLZ \cdot PRE3</p> <p>AXZ/012 = FACOMP/I \cdot OUT \cdot PRE4</p>	<p>FETCH NEXT INST.</p> <p>FETCH EW</p>

"FACOMP/I" : CI(21), CB(71), CH(51), CW(31), CD(11)

1 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1	<p>FASUB \Rightarrow A-D \rightarrow S</p> <p>FAS11 \Rightarrow SET CC3 & CC4 VIA TESTS</p>	<p>$S_n = (K_n \oplus PR_n) \cdot SXADD$</p> <p>$\left\{ \begin{array}{l} TESTS = FAS11 \cdot (PH1 + PH3) \\ SGTZ = (S0031 \neq 0) \cdot NS00 \cdot FACOMP \\ S/CC3 = SGTZ \cdot TESTS \\ S/CC4 = S0 \cdot TESTS \end{array} \right.$</p>	
T11L	<p>NFADW/I \Rightarrow PRESET A AND \rightarrow S</p> <p>FACOMP/I \Rightarrow SET T8L</p> <p>FADW/I \Rightarrow $\left\{ \begin{array}{l} \text{PRESET B} \rightarrow \text{S} \\ \text{PRESET RR} \rightarrow \text{A} \\ \text{SAVE } S \neq 0 \\ \text{HOLD END CARRY} \end{array} \right.$</p> <p>FASIO \Rightarrow BRANCH TO ENDE</p>	<p>S/PRXAD = FACOMP/I \cdot PH1 \cdot NS011</p> <p>S/T8L = FACOMP/I \cdot PH1</p> <p>S/SXB = (FADW/I \cdot PH1)</p> <p>S/AXRR = (FADW/I \cdot PH1)</p> <p>S/SWO/NZ = K00HOLD \cdot NS0031Z</p> <p>S/FL3 = K00HOLD \cdot K00</p> <p>BRPH10 = FASIO \cdot PH1</p>	

FACOMP/I

2 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 2 DR	$\left\{ \begin{array}{l} B \rightarrow S \\ S \rightarrow D \\ MB \rightarrow C \\ C \rightarrow D \\ RR \rightarrow A \end{array} \right.$ <p> $CD \Rightarrow$ </p> <p> $FASUB \Rightarrow$ PRESET A-D \rightarrow S $FADW/1 \Rightarrow$ SET CORE MEM. REQUEST </p> <p> DOUBLE PRECISION SUBTRACT END CARRY GOES TO LSB CARRY $K00[PH1] \rightarrow FL3 \rightarrow K3[PH3]$ </p> <p> $FACOMP/1 \Rightarrow$ SET TILL </p>	$S_n = B_n \cdot S \times B$ $PXS = FADW/1 \cdot PH2$ $C_n = MB_n \cdot C \times MB$ $DXC = FADW/1 \cdot PH2$ $S/A_n = RR_n \cdot A \times RR$ $S/SXAMD = FASUB \cdot (PRE/34 + PH2)$ $S/MRQ/3 = FADW/1 \cdot (PRE/34 + PH2)$ $S/K3/3 = FADW/1 \cdot PH2 \cdot FL3$ $S/TILL = FACOMP/1 \cdot (PRE/34 + PH2)$	XFER. PROG ADDR TO P REQ.

FACOMP/1

3 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 3 TILL	<p> $FASUB \Rightarrow$ A-D \rightarrow S </p> <p> $SET\ CC3\ \&\ CC4\ WITH\ TESTS$ </p> <p> $COMPARE\ RESULT\ POS \Rightarrow$ $COMPARE\ RESULT\ NEG \Rightarrow$ </p> <p> $CD \Rightarrow$ BRANCH TO ENDE </p>	$S_n = (K_n \oplus PR_n) \cdot S \times ADD$ $\left\{ \begin{array}{l} TESTS = FASUB \cdot (PH1 + PH3) \\ S3263Z = NTESTS/1 \cdot NSWO \\ SGTZ = (S0063 \neq 0) \cdot NS00 \cdot FACOMP \\ S/CC3 = SGTZ \cdot TESTS \\ S/CC4 = S0 \cdot TESTS \\ BRPH10 = FADW/1 \cdot PH3 \end{array} \right.$	
PH 10 ENDE DR	<p> $NFADW/1 \Rightarrow$ $\left\{ \begin{array}{l} AAD \rightarrow S \\ IF (S \neq 0) THEN \\ I \rightarrow CC2 \end{array} \right.$ </p> <p> NORMAL ENDE </p>	$S_n = PR_n$ $S/CC2/NZ = FACOMP/1 \cdot ENDE \cdot N0U1$	

FACOMP/1

4 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p>CONTENTS OF REGISTERS AT THE END OF PREPARATION</p> <p>CLR \Rightarrow $\begin{cases} (D) : EW \\ (A) : RRV1 \\ (P) : EW ADDR \\ (B) : PROG. ADDR. \end{cases}$</p> <p>CLM \Rightarrow $\begin{cases} (D) : EW v1 \\ (A) : RR \\ (P) : EW ADDR \\ (B) : PROG ADDR. \end{cases}$</p> <p>END OF PREPARATION</p> <p>CLM \Rightarrow SET CORE MEMORY REQ. FASUB \Rightarrow PRESET A-D \rightarrow S FACOMP/L \Rightarrow SET TILL</p>	<p>FAMILY SIGNALS</p> <p>COMP/L : CLR, CLM</p> <p>FASUB : CLR, CLM PLUS OTHERS</p> <p>FACOMP : CLR, CLM, CD, CI, CW, CH, CB CS</p> <p>S/MRQ/3 = FACOMP/L · PRE/34 · OUT S/SXAMD = FASUB · (PRE/34 + PH2) S/TILL = FACOMP/L (PRE/34 + PH2)</p>	<p>COMPARE LIMITS INSTRUCTIONS</p> <p>CLR - COMPARE WITH LIMITS IN REGISTER</p> <p>CLM - COMPARE WITH LIMITS IN MEMORY</p> <p>MRQ/3 AUTO SETS DATA RELEASE ONE CLOCK LATER THAN MEMORY REQUEST.</p> <p>TILL IS REQUIRED TO ALLOW TESTS WHEN ADDR \rightarrow FM IS NOT PERFORMED</p>

"FACOMP/L" : CLR (39), CLM (19)

1 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1 TILL	<p>A-D \rightarrow S</p> <p>FACOMP/L \Rightarrow $\begin{cases} \text{TESTS} \\ \text{SET CC3 IF } S > 0 \\ \text{SET CC4 IF } S < 0 \end{cases}$</p> <p>FACOMP/L \Rightarrow PRESET B \rightarrow S CLR \Rightarrow PRESET RR \rightarrow A</p>	<p>$S_n = (PR_n \oplus K_n) \cdot SxADD$</p> <p>$\begin{cases} \text{TESTS} & = \text{FACOMP/L} \cdot (\text{PH1} + \text{PH3}) \\ \text{S/CC3} & = \text{SGTZ} \cdot \text{TESTS} \\ \text{S/CC4} & = \text{SO} \cdot \text{TESTS} \\ \text{SGTZ} & = (\text{S0031} \neq 0) \cdot \text{NS00} \cdot \text{FACOMP} \end{cases}$</p> <p>S/SXB = FACOMP/L · PH1 S/AXRR = FACOMP/L · PH1 · 043</p>	<p>CLM \Rightarrow [EW v1 + RR] CLR \Rightarrow [EW + RRV1]</p>
PH 2 (CLM) DR (CLR) T5L	<p>CLM \Rightarrow $\begin{cases} MB \rightarrow C \\ C \rightarrow D \end{cases}$</p> <p>CLR \Rightarrow RR \leftrightarrow A</p> <p>FACOMP/L \Rightarrow $\begin{cases} B \rightarrow S \\ S \rightarrow P \end{cases}$</p> <p>FACOMP/L \Rightarrow $\begin{cases} \text{XFER CC3} \rightarrow \text{CC1} \\ \text{XFER CC4} \rightarrow \text{CC2} \\ \text{PRESET A-D} \rightarrow \text{S} \\ \text{SET CORE MEMORY REQ.} \\ \text{SET TILL} \end{cases}$</p>	<p>$C_n = MB_n \cdot CxMB$</p> <p>DXC = FACOMP/L · PH2 · 041</p> <p>S/An = RR_n · AXRR</p> <p>$S_n = B_n \cdot SxB$</p> <p>PXS = FACOMP/L · PH2</p> <p>S/CC1 = CC3 · FACOMP/L · PH2 S/CC2 = CC4 · FACOMP/L · PH2 S/SXAMD = FASUB · (PRE/34 + PH2) S/MRQ/1 = FACOMP/L · PH2 S/TILL = FACOMP/L · (PRE/34 + PH2)</p>	<p>CLM \Rightarrow (D) : EW CLR \Rightarrow (A) : RR</p>

FACOMP/L

2 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 3 TTL	$FACOMP/L \Rightarrow A-D \rightarrow S$ $FACOMP/L \Rightarrow$ <ul style="list-style-type: none"> TESTS SET CC3 IF $S > 0$ SET CC4 IF $S < 0$ BRANCH TO ENDE 	$S_n = (K_n \oplus PR_n) \cdot SXADD$ TESTS = $FACOMP/L \cdot (PH1 + PH3)$ S/CC3 = $SGT\bar{Z} \cdot TESTS$ S/CC4 = $S0 \cdot TESTS$ SGTZ = $(S0031 \neq 0) \cdot NS00 \cdot FACOMP$ BRPHIO = $FACOMP/L \cdot PH3$	$CLM \} \Rightarrow [EW + RR]$ $CLR \}$ BRPHIO SETS DATA RELEASE
PH 10 ENDE DR	NORMAL ENDE		

FACOMP/L

3 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
END OF PREP	CONTENTS OF REGISTERS (P) : PROG. ADDR. SET CORE MEM. REQUEST	$S/MRQ/1 = FUWAIT \cdot PRE3$	
PH 1 T5L	SET HALT BRANCH TO ENDE	$S/HALT/1 = FUWAIT \cdot PH1$ $BRPHIO = FUWAIT \cdot PH1$	
PH 10 ENDE	INHIBIT ADVANCE OF PROG ADDR BRANCH TO PCP1 INHIBIT PRE1 SEE PCP SEQUENCE	$PUC31 = NFUEXU \cdot PH10 \cdot \underline{NHALT} \cdot \dots$ $BRPCP = NFUEXU \cdot HALT/1 \cdot ENDE \cdot NI0SC$ $PRE1EN = N(S/TRAP) \cdot N(S/INTRAP) \cdot NI0SL \cdot \underline{NHALT}$	

WAIT (ZE)

127

1 of 1

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p><u>CONTENTS OF REGISTERS</u></p> <p>FAST \Rightarrow $\left\{ \begin{array}{l} (C): \text{SPW1} \\ (D): \text{SPW1} \end{array} \right.$</p> <p>FAST/M \Rightarrow (B): PROG. ADDR</p> <p>FAST \Rightarrow (P): SPWO ADDR</p> <p>LM, STM \Rightarrow (P): 1ST EFF LOCATION</p> <p>MSP (A): RR (MODIFIER)</p> <p>(FAST/M.06) $\left\{ \begin{array}{l} (A): \text{CC} \\ (MC): \text{CC} \end{array} \right.$ NO. OF WORDS</p> <p>PSW, PLW \Rightarrow (MC): 1</p> <p><u>PRESET CONDITIONS WITH PRE3</u></p> <p>FAST/C \Rightarrow PRESET A+D \rightarrow S</p> <p>PLM \Rightarrow PRESET D-A \rightarrow S</p> <p>PSW \Rightarrow PRESET D+1 \rightarrow S</p> <p>PLW \Rightarrow PRESET D-1 \rightarrow S</p> <p>FAST \Rightarrow SET SW8</p> <p>MSP \Rightarrow SET SW7</p> <p>LM \Rightarrow $\left\{ \begin{array}{l} R-1 \rightarrow R \\ \text{SET CORE MEM REQ.} \end{array} \right.$</p> <p>STM \Rightarrow $\left\{ \begin{array}{l} \text{PRESET RR} \rightarrow A \\ \text{FAST } P-1 \rightarrow P \end{array} \right.$</p> <p>LM, STM \Rightarrow BRANCH TO PHASE 6</p> <p>FAST \Rightarrow $\left\{ \begin{array}{l} \text{PRESET S} \rightarrow C \\ \text{SET TILL} \end{array} \right.$</p>	<p><u>INSTRUCTION FAMILIES</u></p> <p>FAST : PSM, PSW, PLM, PLW, MSP</p> <p>FAST/A : PSM, PSW, PLM, PLW</p> <p>FAST/M : PSM, PLM, PSW, PLW, LM, STM</p> <p>FAST/L : PLM, PLW, LM</p> <p>FAST/S : PSM, PSW, STS</p> <p>FAST/C : PSM, MSP</p> <p>FAST/A \Rightarrow STACK POINTER DOUBLEWORD</p> <p>SPWO (R) $\left[\begin{array}{c} \text{TOP OF STACK ADDR} \\ 0 \quad 15 \quad 31 \end{array} \right]$</p> <p>SPWI (Rv1) $\left[\begin{array}{cc} \text{SPACE COUNT} & \text{WORD COUNT} \\ 32 & 48 \end{array} \right]$</p> <p>MSP \Rightarrow STACK POINTER MODIFIER</p> <p>(R) $\left[\begin{array}{c} \text{Modifier} \\ 0 \quad 16 \quad 31 \end{array} \right]$</p> <p>S/SXAPD = FAST/C \cdot (PRE3 + PH1/F + PH8)</p> <p>S/SXDMA = FUPLM \cdot (PRE3 + PH1/F + PH8)</p> <p>S/SXDP1 = FUPSW \cdot (PRE3 + PH1/F + PH8)</p> <p>S/SXDM1 = FUPLW \cdot (PRE3 + PH1/F + PH8)</p> <p>BRSW8 = FAST \cdot PRE3</p> <p>S/SW7 = FAST \cdot PRE3 \cdot N04</p> <p>RDC31 = FAST/M \cdot PRE3 \cdot N0U0 \cdot 0LA</p> <p>S/MRQ/2 = FAST/M \cdot PRE3 \cdot N0U0 \cdot 0LA</p> <p>S/AXRR = FAST/M \cdot PRE3 \cdot N0U0 \cdot N0LA</p> <p>PDC31 = FAST/M \cdot PRE3 \cdot N0U0 \cdot N0LA + FAST \cdot PRE3</p> <p>BRPH6 = FAST/M \cdot PRE3 \cdot N0U0 \cdot NANLZ</p> <p>S/CXS = FAST \cdot PRE3</p> <p>S/TIIL = FAST \cdot PRE3</p>	

"FAST": PSW (09), PLW (08), PSM (0B), PLM (0A), MSP (13), LM (2A), STM (2B)

1 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1/A	<p>FAST/C \Rightarrow D+A \rightarrow S</p> <p>PLM \Rightarrow D-A \rightarrow S</p> <p>PSW \Rightarrow D+1 \rightarrow S</p> <p>PLW \Rightarrow D-1 \rightarrow S</p> <p>CRUSH SIG</p> <p>S1631 \rightarrow C1631</p> <p>ZERO \rightarrow C0015</p>	<p>PH1/A = PH1 \cdot SW8 \cdot FAST</p> <p>$S_n = (K_n \oplus PR_n) \cdot SxADD$</p> <p>SIGINH = FAST \cdot PH1/A</p> <p>CXS/0 = CXS \cdot N(FAST \cdot PH1/A)</p> <p>CXS/1 = CXS \cdot N(FAST \cdot PH1/A)</p> <p>Cn(BYTE3) = S_n \cdot CXS</p> <p>Cn(BYTE4) = S_n \cdot CXS</p>	<p>UP DATE WORD COUNT TO C REG</p> <p>N06 \Rightarrow (C): WC \pm 1</p> <p>06 \Rightarrow (C): WC \pm A</p>
TILL	<p>A16 \oplus K16 (WORD COUNT OVFL OR UNDFL) \Rightarrow SET SW3</p> <p>TS (D0) \Rightarrow SET SW5</p> <p>TW (D16) \Rightarrow SET SW6</p> <p>WORD COUNT = 0 \Rightarrow SET SW4</p> <p>FAST \Rightarrow DOWN ALIGN D</p> <p><u>SUSTAIN PH1</u></p> <p>HOLD PH1 AND STEP SW8-SW14</p> <p>STEP TO SW9</p>	<p>S/SW3 = (A16 - K16) \cdot FAST \cdot PH1/A</p> <p>S/SW5 = D0 \cdot FAST \cdot PH1/A</p> <p>S/SW6 = D16 \cdot FAST \cdot PH1/A</p> <p>S/SW4 = [N(A16 - K16) \cdot S1631Z] \cdot FAST \cdot PH1/A</p> <p>DXDR8 = FAST \cdot PH1/A</p> <p>BRPH11 = FAST \cdot PH1 \cdot N [(NSW7 \cdot PH1/C) + PH1/G + (SW3 \cdot PH1/C) + (S1631Z \cdot N(A16 - K16)) \cdot PH1/C]</p> <p>STEP815 = NBRSW8 \cdot NBRSW10 \cdot NBRPH11 \cdot NBRSW13 \cdot NBRSW15 \cdot NRESET</p> <p>S/SW9 = SW8 \cdot STEP815</p>	

FAST

2 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1/B T8L	PLM \Rightarrow PRESET A+D \rightarrow S PLW \Rightarrow PRESET D+1 \rightarrow S PSW \Rightarrow PRESET D-1 \rightarrow S FAST/C \Rightarrow PRESET D-A \rightarrow S FAST \Rightarrow $\left\{ \begin{array}{l} \text{DOWN ALIGN-D} \\ \text{SET T11L} \end{array} \right.$ STEP TO SW10	S/SXAPD = FUPLM \cdot PH1/B S/SXDP1 = FUPLW \cdot PH1/B S/SXDM1 = FUPSW \cdot PH1/B S/SXDMA = FAST/C \cdot PH1/B DXDR8 = FAST \cdot PH1/B S/T11L = FAST \cdot PH1/B S/SW10 = SW9 \cdot STEP 815	PH1/B = PH1 \cdot SW9
PH 1/C T11L	$\left. \begin{array}{l} \text{PLM} \Rightarrow \text{A+D} \rightarrow \text{S} \\ \text{PLW} \Rightarrow \text{D+1} \rightarrow \text{S} \\ \text{PSW} \Rightarrow \text{D-1} \rightarrow \text{S} \\ \text{FAST/C} \Rightarrow \text{D-A} \rightarrow \text{S} \end{array} \right\} \text{ CRUSH SIG}$ S \rightarrow A C \rightarrow D A16 \oplus K16 (SPACE COUNT OVFL. OR UNDFL.) \Rightarrow SET SW1 (SPACE COUNT = 0) \Rightarrow SET SW2 FAST/A \cdot NSW7 (FIRST PASS) \rightarrow (SECOND PASS) \rightarrow FAST \Rightarrow SET CORE MEM REQ. FIRST PASS - PLM \Rightarrow PRESET A-1 \rightarrow S (SECOND PASS) \Rightarrow SUSTAIN PH1	PH1/C = PH1 \cdot SW10 \cdot FAST Sn = (Kn \oplus PRn) \cdot SXADD SIGINH = FAST \cdot PH1/C AXS = FAST \cdot PH1/C \cdot SW7 DXC = FAST \cdot PH1/C S/SW1 = (A16 - K16) \cdot FAST \cdot PH1/C S/SW2 = [N(A16 - K16) \cdot S1631Z] \cdot FAST \cdot PH1/C SW7 8 SET INDICATES STORE NEW WORD, SPACE AND NEW TSA R/SW7 = FAST \cdot SW7 \cdot PH1/C S/MRQ/3 = FAST \cdot PH1/C S/SXAM1 = FUPLM \cdot PH1/C \cdot NSW7 BRPH1/1 = FAST \cdot PH1 \cdot N[(NSW7 \cdot PH1/C) + (PH1/C \cdot SW3) + (A16 - K16) \cdot PH1/C	(A): NEW SC (D): NEW WC (SW1): OVFL: SC UNDFL (SW2): SC = 0 GO TO PH2 IF ABORT OR TRAP OR FIRST PASS.

FAST

3 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1/D T8L	FAST \Rightarrow ALIGN A STEP TO SW12	PH1/D = PH1 \cdot SW11 \cdot FAST AXAL8 = FAST \cdot PH1/D BRSW12 = SW11 \cdot STEP 815	
PH 1/E DR	MB \rightarrow C FAST \Rightarrow UP ALIGN A PRESET A+D \rightarrow S TS (SW5) \Rightarrow SET A0 TW (SW6) \Rightarrow SET A16 SET CORE MEM WRITE SPW1 ADDR \Rightarrow P+1 \rightarrow P STEP TO SW13	PH1/E = PH1 \cdot SW12 \cdot FAST Cn = MB n \cdot CXMB AXAL8 = FAST \cdot PH1/E S/SXAORD = FAST \cdot PH1/E S/A0 = FAST \cdot PH1/E \cdot SW5 S/A16 = FAST \cdot PH1/E \cdot SW6 S/MBXS = FAST \cdot PH1/E PUC31 = FAST \cdot PH1/E BRSW13 = SW12 \cdot STEP 815	

FAST

4 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 3	SPWO \Rightarrow MB \rightarrow C (TOP OF STACK ADDRESS) C \leftrightarrow D	Cn = MBn · CXMB DxC = FAST/A · PH3	(C): TSA (D): TSA
DR	PLM \Rightarrow A+D \rightarrow S S \leftrightarrow R NABORT } FAST/A } \Rightarrow PRESET S \rightarrow C SPWI ADDR \Rightarrow P+1 \rightarrow P ABORT \Rightarrow SET MEM. REQ	Sn = (Kn \oplus PRn) · SXADD RXS = FUPLM · PH3 S/CXS = FAST/A · PH3 · NFASTFI PUC31 = FAST/A · PH3 S/MEQ/2 = FASTABORT · PH3	(R): 1ST REG
PH 4	P \rightarrow S S \leftrightarrow C S \leftrightarrow A	SXP = FAST · PH4 Cn = Sn · CXS AxS = FAST · PH4	FOR PUSH \Rightarrow (C): SPWI ADDR. FOR PULL \Rightarrow (A): SPWI ADDR.
T5L	<u>ABORT CONDITIONS</u> SW3 · SW6 } \Rightarrow BRANCH TO OR SW1 · SW5 } PHASE 9 NABORT \Rightarrow PRESET D \rightarrow S ABORT \Rightarrow { MB \rightarrow C C \leftrightarrow D	BRPH9 = FAST/A · PH4 · SW3 · SW6 + FAST/A · PH4 · SW1 · SW5 S/SXD = FAST/A · PH4 · NBRPH9 Cn = MBn · CXMB DxC = FASTABORT · PH4	

FAST

7 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 5	D \rightarrow S S \leftrightarrow P FAST/L \Rightarrow SET MEMORY REQ. FETCH 1ST WORD R+1 \rightarrow R FAST/S \Rightarrow PRESET FM READ	Sn = PRn PXS = FAST/A · PH5 S/MRQ/2 = FAST/L · PH5 RUC31 = FAST/L · PH5 S/AXRR = FAST/S · PH5	

FAST

8 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 6 DR	$\begin{array}{l} \text{FAST/L} \Rightarrow \left\{ \begin{array}{l} \text{MB} \rightarrow \text{C} \\ \text{C} \rightarrow \text{D} \\ \text{D} \rightarrow \text{S} \\ \text{S} \rightarrow \text{RR} \end{array} \right. \\ \\ \text{FAST/S} \Rightarrow \left\{ \begin{array}{l} \text{RR} \rightarrow \text{A} \\ \text{A} \rightarrow \text{S} \\ \text{S} \rightarrow \text{MB} \end{array} \right. \end{array}$ <p>(P) AND (R) COUNT CONTROL</p> $\begin{array}{l} \text{FAST/S} \} \Rightarrow \text{P} + 1 \rightarrow \text{P} \\ \text{LM} \\ \\ \text{PLM} \Rightarrow \text{P} - 1 \rightarrow \text{P} \\ \\ \text{FAST/S} \} \Rightarrow \text{R} + 1 \rightarrow \text{R} \\ \text{LM} \\ \\ \text{PLM} \Rightarrow \text{R} - 1 \rightarrow \text{R} \end{array}$ <p>DECREMENT MACRO COUNTER (PLM, PLW) MC=0 ⇒ PRESET A → S (PSM, PSW) MC=0 ⇒ PRESET C → S IB SERVICE CALL ENABLE (MC > 4) MC ≠ 0 ⇒ SUSTAIN PHASE 6 (LM, STM) · (MC=0) ⇒ BRANCH TO 9</p>	$\begin{array}{l} \text{Cn} = \text{MBn} \cdot \text{CXMB} \\ \text{DXC} = \text{FAST/L} \cdot \text{PH6} \\ \text{S/SXD} = \text{FAST/L} \cdot \text{PH6} \cdot \text{NMCE} \\ \text{S/RW} = \text{FAST/L} \cdot \text{PH6} \cdot \text{NMCE} \\ \text{S/AXRR} = \text{FAST/S} \cdot \text{PH6} \\ \text{S/SXA} = \text{FAST/S} \cdot \text{PH6} \cdot \text{NMCE} \\ \text{S/MBXS} = \text{FAST/S} \cdot \text{PH6} \cdot \text{NMCE} \\ \\ \text{PUC3I} = \text{FAST/S} \cdot \text{PH6} \\ \quad + \text{FAST/L} \cdot \text{PH6} \cdot \text{N0U0} \\ \text{PDC3I} = \text{FAST/L} \cdot \text{PH6} \cdot \text{0U0} \\ \\ \text{RUC3I} = \text{FAST/S} \cdot \text{PH6} \\ \quad + \text{FAST/L} \cdot \text{PH6} \cdot \text{N0U0} \\ \text{RDC3I} = \text{FAST/L} \cdot \text{PH6} \cdot \text{0U0} \\ \\ \text{MDC67} = \text{FAST/M} \cdot \text{PH6} \cdot \text{NIBEN} \\ \text{S/SXA} = \text{FAST/L} \cdot \text{PH6} \cdot \text{0U0} \cdot \text{MCE} \\ \text{S/SXC} = \text{FAST/S} \cdot \text{PH6} \cdot \text{0U0} \cdot \text{MCE} \\ \text{IBENG} = \text{FAST/M} \cdot \text{NMC0005Z} \cdot \text{PH6} \\ \text{BRPH6} = \text{FAST/M} \cdot \text{PH6} \cdot \text{NMCE} \\ \text{BRPH9} = \text{FAST/M} \cdot \text{PH6} \cdot \text{MCE} \cdot \text{N0U0} \end{array}$	

FAST

9 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 7 T5L	$\begin{array}{l} \text{PULL} \Rightarrow \text{A} \rightarrow \text{S} \\ \text{PUSH} \Rightarrow \text{C} \rightarrow \text{S} \\ \text{SPW1 ADDR} \Rightarrow \text{S} \rightarrow \text{P} \\ \text{SET CORE MEM REQ.} \end{array}$	$\begin{array}{l} \text{Sn} = \text{PR} \\ \quad + \text{Cn} \cdot \text{SXC} \\ \\ \text{PKS} = \text{FAST/A} \cdot \text{PH7} \\ \text{S/MRQ/2} = \text{FAST/A} \cdot \text{PH7} \end{array}$	(P): SPW1 ADDR.
PH 8 TIIL	$\begin{array}{l} \text{MB} \rightarrow \text{C} \\ \text{C} \rightarrow \text{D} \\ \\ \text{CC} \rightarrow \text{A} \\ \\ \text{FAST/C} \Rightarrow \text{PRESET A+D} \rightarrow \text{S} \\ \text{PLM} \Rightarrow \text{PRESET D-A} \rightarrow \text{S} \\ \text{PSW} \Rightarrow \text{PRESET D+I} \rightarrow \text{S} \\ \text{PLW} \Rightarrow \text{PRESET D-I} \rightarrow \text{S} \\ \\ \text{FAST/A} \Rightarrow \left\{ \begin{array}{l} \text{SET SW8} \\ \text{PRESET C} \rightarrow \text{S} \end{array} \right. \\ \\ \text{FAST} \Rightarrow \text{SET TIIL TIMING} \\ \text{SPWO ADDR} \Rightarrow \text{P-1} \rightarrow \text{P} \end{array}$	$\begin{array}{l} \text{Cn} = \text{MBn} \cdot \text{CXMB} \\ \text{DXC} = \text{FAST/A} \cdot \text{PH8} \\ \\ \text{AXCC} = \text{FAST/M} \cdot (\text{PRE3} + \text{PH1/F} + \text{PH8}) \cdot \text{06} \\ \text{AXZ} = \text{FAST/M} \cdot (\text{PRE3} + \text{PH1/F} + \text{PH8}) \\ \text{S/SXAPD} = \text{FAST/C} \cdot (\text{PRE3} + \text{PH1/F} + \text{PH8}) \\ \text{S/SXDMA} = \text{FUPLM} \cdot (\text{PRE3} + \text{PH1/F} + \text{PH8}) \\ \text{S/SXDP1} = \text{FUPSW} \cdot (\text{PRE3} + \text{PH1/F} + \text{PH8}) \\ \text{S/SXDM1} = \text{FUPLW} \cdot (\text{PRE3} + \text{PH1/F} + \text{PH8}) \\ \\ \text{BRSW8} = \text{FAST/A} \cdot \text{PH8} \\ \text{S/SXC} = \text{FAST/A} \cdot \text{PH8} \\ \\ \text{S/TIIL} = \text{FAST} \cdot \text{PH8} \\ \text{PDC3I} = \text{FAST/A} \cdot \text{PH8} \end{array}$	

FAST

10 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS										
PH 9 T5L	$B \rightarrow S$ $S \rightarrow P$ SET CONDITION CODE $SW3 \cdot SW6 \Rightarrow$ ABORT SET CC3 $SW1 \cdot SW5 \Rightarrow$ ABORT SET CC1 $SW2$ (SPACE COUNT = 0) \Rightarrow SET CC2 $SW4$ (WORD COUNT = 0) \Rightarrow SET CC4 ABORT \Rightarrow PRESET D \rightarrow S	$S_n = B_n \cdot SxB$ $PXSXB = NFAFL \cdot NFAMDS \cdot PH9$ $S/MRQ/2 = PXSXB$ $FASTNABORT = FAST \cdot PH9 \cdot NFASTABORT$ $S/CC3 = FAST \cdot PH9 \cdot SW3$ $S/CC1 = FAST \cdot PH9 \cdot SW1$ $S/CC2 = FASTNABORT \cdot PH9 \cdot SW2$ $S/CC4 = FASTNABORT \cdot PH9 \cdot SW4$ $R/CC = FAST \cdot PH9$ $S/SXD = FASTABORT \cdot PH9$											
PH 10	NORMAL ENDE $ABORT \Rightarrow$ <table border="0" style="display: inline-table; vertical-align: middle;"> <tr> <td style="font-size: 2em; vertical-align: middle;">{</td> <td>CORRECT CC2 & CC4</td> </tr> <tr> <td style="font-size: 2em; vertical-align: middle;">}</td> <td></td> </tr> <tr> <td style="font-size: 2em; vertical-align: middle;">[</td> <td>CRUSH S70</td> </tr> <tr> <td style="font-size: 2em; vertical-align: middle;">]</td> <td>CRUSH S16</td> </tr> <tr> <td style="font-size: 2em; vertical-align: middle;">]</td> <td>CRUSH S00</td> </tr> </table>	{	CORRECT CC2 & CC4	}		[CRUSH S70]	CRUSH S16]	CRUSH S00	$TESTS = FASTABORT \cdot ENDE$ $S/CC4 = FASTABORT \cdot ENDE \cdot S1631Z$ $S/CC2 = FASTABORT \cdot ENDE \cdot S0115Z$ $SGTZ = I, FASTABORT \cdot ENDE$ $S16 = I, FASTABORT \cdot ENDE$ $S00 = I, FASTABORT \cdot ENDE$	$\leftarrow TESTS \cdot S1731Z$ $\leftarrow TESTS \cdot S0007Z \cdot S0815Z$
{	CORRECT CC2 & CC4												
}													
[CRUSH S70												
]	CRUSH S16												
]	CRUSH S00												

FAST

11 of 11

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
END PREP	<p>CONTENT OF REGISTERS AT THE END OF PREP</p> <p>(A) : CONTROL IMAGE ADDRESS (B) : PROG. ADDRESS</p> <p><u>PRE3 PRESETS</u> SET 1 → LR31 FAST MEMORY READ PRESET A → S</p>	<p>S/LR31 = FUMMC.PRE3 S/AXRR = FUMMC.PRE3 S/SXA = FUMMC.PRE3</p>	<p><u>NOTE</u> A MAPPING OR READ PROTECT MMC INSTRUCTION IS DECODED AS AN ILLEGAL INSTRUCTION AND WILL TRAP TO X'40'</p>
PH 1	<p>A → S S ↔ P S ↔ D</p> <p>RRu1 ↔ A</p> <p>SET CORE MEM REQUEST AND DATA RELEASE PRESET A → S</p>	<p>S_n = PR_n PXS = FUMMC.PH1 DXS = FUMMC.PH1</p> <p>S/A_n = RR_n. AXRR</p> <p>S/MRQ/2 = FUMMC.PH1 S/SXA = FUMMC.(PH1+PH3)</p>	<p>TRANSFER COUNT AND CONTROL START TO A</p>
PH 2 DR	<p>A → S S ↔ MC0007 S ↔ P</p> <p>MB → C</p> <p>PRESET C → S</p>	<p>S_n = PR_n MCXS = FUMMC.PH2 PXS = FUMMC.PH2</p> <p>C_n = MB_n. CXMB</p> <p>S/SXC = FUMMC.PH2</p>	<p>(A): RRu1 (P): CONTROL IMAGE ADD (D): " " "</p> <p>(C): MEMORY LOCK CONTROL IMAGE</p>
PH 3	<p>C → S S ↔ A</p> <p>PRESET A → S PRESET WRITE TO LOCK BRANCH TO PH6</p>	<p>S_n = PR_n AXS = FUMMC.PH3 S/SXA = FUMMC.(PH1+PH3) S/LOCKW = FUMMC.PH3 BRPH6 = FUMMC.PH3</p>	<p>(P): CONTROL START</p>
PH 6 TBL	<p>A → S S0007 ↔ LOCK P1520+1 ↔ P1520 BC - 1 ↔ BC MC - 1 ↔ MC</p> <p>ALIGN A LEFT 1 BYTE PRESET A → S</p> <p>SUSTAIN PH6</p> <p>LAST PH6 ⇒ (BC=1)</p> <p>(BC=1) { UP DATE WORD CT. IN A MERGE 1 → LR/ PRESET FM WRITE</p>	<p>S_n = PR_n S/LOCKW = FUMMC.PH6.N(BC=1) PUC20 = FUMMC.PH6 BCDC1 = FUMMC.PH6 MCDC1 = FUMMC.PH6.BCZ</p> <p>AXAL8 = FUMMC.PH6.N(BC=1) S/SXA = FUMMC.PH6</p> <p>BRPH6 = FUMMC.PH6.N(BC=1)</p> <p>AXMC = FUMMC.PH6.(BC=1) S/LR31 = FUMMC.PH6.(BC=1) S/RWXS = FUMMC.PH6.(BC=1)</p>	

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 7	$P1520 \rightarrow S$ $A \rightarrow S$ $S \rightarrow A$ $S \rightarrow RRU1$ PRESET WRITE TO FM PRESET $D+1 \rightarrow S$	$SXP = FUMMC.PH7$ $S_n = PR_n + P_n \cdot SXP$ $AXS = FUMMC.PH7$ $S/RR_n = S_n \cdot RWXS$ $S/RWY = FUMMC.PH7$ $S/SXDPI = FUMMC.PH7$	LOAD A AND RRU1 WITH NEW START, COUNT
PH 8	$D+1 \rightarrow S$ $S \rightarrow D$ $S \rightarrow P$ $S \rightarrow RR$ PRESET $A \rightarrow S$ PRESET CORE MEMORY REQUEST AND DATA RELEASE $\left. \begin{array}{l} \text{NOT(INTERRUPT)} \\ \text{OR } I\text{OSC} \end{array} \right\} \Rightarrow \text{BRANCH TO PH2}$ $\left. \begin{array}{l} \text{AND} \\ \text{NOT } MC=0 \end{array} \right\}$	$S_n = (K_n \oplus PR_n) \cdot SXADD$ $DXS = FUMMC.PH8$ $PXS = FUMMC.PH8$ $S/RR_n = S_n \cdot RWXS$ $S/SXA = FUMMC.BRPH2$ $S/MRQ = FUMMC.BRPH2$ $BRPH2 = FUMMC.PH8, NMCE$ $\cdot N(INT + I\text{OSC})$	BRPH2 \Rightarrow INST CONTINUED, ELSE INST. EXIT
PH 9	$B \rightarrow S$ $S \rightarrow P$ PRESET CORE MEMORY REQUEST AND DATA REL.	$PXSXB = NFAFL.NFAMDS.PH9$ $S/MRQ/2 = PXSXB$	
PH 10	NORMAL ENDE EXCEPT IF FUMMC DID NOT FINISH DECREMENT P. THIS WILL RETURN TO FUMMC INSTRUCTION AFTER INTERRUPT OR IOSC	$PDC31 = FUMMC.PH10$ $NMCE (INT+IOSC)$	

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	<p>CONTENTS OF REGISTERS AT THE END OF PREP.</p> <p>(C): } INSTRUCTION TO BE ANALYZED (D): } (P): EFF. ADDR OF INST. (B): PROG. ADDR.</p>	<p>FAMILY SIGNAL (ADDRESSING) FAIM : ALL IMMEDIATE INSTS. FABYTE : ALL BYTE INSTS. FAHW : ALL HALF WORD INSTS. FAW : ALL WORD ADDRESS INSTS. FADW : ALL DOUBLE WORD INSTS.</p>	
PH 1 T5L	<p>C0107 → 01-7</p> <p>PRESET D → S PRESET D1214 → /LR/ PRESET RR → A SET ANLZ FLIP-FLOP BRANCH TO PRE1</p>	<p>0XC = FUANLZ · PH1</p> <p>S/SXD = FUANLZ · PH1 S/LRXD = 0XC S/AXRR = FUANLZ · PH1 S/ANLZ = FUANLZ · PH1 { S/PRE1 = NCLEAR · FUANLZ · PH1 (NBR = N(FUANLZ · PH1)</p>	<p>INST. TO BE ANALYZED IS LOADED INTO INSTRUCTION REGISTER THE ANLZ FLIP FLOP IS REQUIRED TO MAINTAIN ANALYZE SEQUENCE.</p>

ANLZ (44)

1 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE 1 ANLZ T5L	<p>D → S S → P</p> <p>INDEX ⇒ { SET INDEX FLIP FLOP SET INDEX ALIGN D1214 → LR RR → A</p> <p>WORD INDX } ⇒ PRESET A+D → S NOT INDIRECT</p> <p>INDIRECT ⇒ { SET IA ADDR. SET CORE MEM. REQ.</p>	<p>S_n = PR_n PXS = NFAIM · PRE/12</p> <p>S/IX = INDX · PRE1 S/IXAL = INDX · PRE1 · NFAW /LR283/ D1214 · LRXD S/A_n = RR_n · AXRR</p> <p>S/SXAPD = FAW · PRE1 · INDX · NCO S/IA = CO · PRE1 S/MRQ/2 = CO · PRE1 · NFAIM</p>	<p>(P) : INST ADDR.</p> <p>(A) : INDX</p>
PRE 3 ANLZ T8L	<p>SET CONDITION CODE TO ANALYZED INST ADDR. CLASS</p> <p>BRANCH TO PH5 SET TILL CLEAR 0 REGISTER</p>	<p>{ S/CC1 = N01 · (ANLZ · PRE3) + N03 · NFAIM · (ANLZ · PRE3) S/CC2 = FADW · (ANLZ · PRE3) + FAHW · (ANLZ · PRE3) S/CC3 = ANLZ · IA S/CC4 = FAIM · (ANLZ · PRE3) R/CC = (ANLZ · PRE3) BRPH5 = ANLZ · PRE3 S/TILL = ANLZ · PRE3 0XE = " " "</p>	<p>NFAIM INHIBITS CORE FETCH DURING ANLZ INST. THIS IS AN ILLEGAL INST. HOWEVER DURING ANLZ, THE ILLEGAL INST. TRAP IS DISABLED. THEREFORE THIS REQUEST CAN NOT BE ALLOWED.</p> <p>(LIVLCEI) BRANCH TO PRE4 IS DISABLED.</p>
PRE 2 ANLZ	<p>INDEXING AND INDIRECT ADDRESS OPERATIONS: SEE PREPARATION</p> <p>NFAW · NIA - T5L + T8L NFAW · IA - MEM. CYCLE + T8L NFAW · NIX · IA - MEM. CYC. + T5L</p>	<p>FAW · NIA - T8L FAW · IA - MEM. CYCLE + T8L</p>	

ANLZ

2 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 5 TILL	DEAD PHASE TO ALLOW FAMILY SIGNALS TO DIE OUT.	ADDER TO BUS FUNCTIONS OCCUR DEPENDENT ON ANALYZED INST. HOWEVER WRITE TO CORE OR FM IS INHIBITED.	
PH 6 T5L	$P \rightarrow S$ $CC1 \Rightarrow S \rightarrow A$ $NCC1 \Rightarrow S \rightarrow 2A$ $NCC1 \Rightarrow P32 \rightarrow A31$ PRESET $A \rightarrow S$	$S \times P = ANLZ \cdot PH6$ $AXS = CC1 \cdot ANLZ \cdot PH6$ $AXSL1 = NCC1 \cdot ANLZ \cdot PH6$ $A31 \times P32 = NCC1 \cdot ANLZ \cdot PH6$ $S/SXA = ANLZ \cdot PH6$	DISPLACEMENT ALIGNMENT
PH 7 T5L	$A \rightarrow S$ $FABYTE^* \Rightarrow S \rightarrow 2A$ $FADW^* \Rightarrow S \rightarrow \frac{1}{2}A$ PRESET $A \rightarrow S$ $NFAIM^* \Rightarrow$ PRESET FM WRITE * FAMILY BYTE ADDRESS OF ANALYSED INST. FABYTE, ETC. HAS BEEN CLEARED BY 0XZ IN PRE3. ADDR. GROUP HELD IN COND. CODE SETTING	$S_n = PR_n$ $AXSL1 = NCC1 \cdot NCC2 \cdot ANLZ \cdot PH7$ $A31 \times P33 = NCC1 \cdot NCC2 \cdot ANLZ \cdot PH7$ $AXSR1 = CC1 \cdot CC2 \cdot ANLZ \cdot PH7$ $S/SXA = ANLZ \cdot PH7$ $S/RW = ANLZ \cdot PH7 \cdot NCC4, NOLL$	DISPLACEMENT ALIGNMENT SET ONLY IF TYPE OF INST WAS NOT IMMEDIATE ADDRESSING TYPE

ANLZ

3 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 8 T8L	$A \rightarrow S$ $NFAIM^* \Rightarrow S \rightarrow RW$	$S_n = PR_n$ $S/RR_n = S_n \cdot RW$	
PH 9 T5L	$B \rightarrow S \rightarrow P$ SET CORE MEM. REQUEST	$PXSXB = NFAFL \cdot NFAMDS \cdot PH9$ $S/MRQ/2 = PXSXB$	FETCH NEXT INST
PH 10 ENDE DR	NORMAL ENDE $ZERO \rightarrow ANLZ$	SEE ENDE SEQUENCE $R/ANLZ = CLEAR$	

ANLZ

4 of 4

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE	<p>CONTENTS OF REGISTERS AT THE END OF PREPARATION</p> <p>NEXU \Rightarrow $\left\{ \begin{array}{l} (B): \text{UPDATED PROG. ADDR.} \\ (P): \text{EFFECTIVE ADDR.} \end{array} \right.$</p> <p>FABRANCH \Rightarrow (A): RR</p> <p>EXU \Rightarrow (P): UPDATED PROG. ADDR.</p> <p>FABRANCH \Rightarrow SET MEM REQUEST</p> <p>BIR \Rightarrow PRESET A+1 \rightarrow S</p> <p>BDR \Rightarrow PRESET A-1 \rightarrow S</p> <p>BAL } \Rightarrow PRESET FM WRITE</p> <p>BIR }</p> <p>BDR }</p> <p>EXU \Rightarrow BRANCH TO ENDE</p> <p>BAL \Rightarrow PRESET B \rightarrow S</p>	<p>FAMILY SIGNAL</p> <p>FABRANCH: BAL, BCS, BCR BDR, BIR, EXU</p> <p>PXS = FUEXU · PRE3 · NANLZ</p> <p>S/MRQ/1 = FABRANCH · PRE/12 · NANLZ</p> <p>S/SXAP1 = FUBIR · PRE3</p> <p>S/SXAM1 = FUBDR · PRE3</p> <p>S/RW = FUBAL · PRE3 · NANLZ + FUBIR · PRE3 · NANLZ + FUBDR · PRE3 · NANLZ</p> <p>BRPH10 = FUEXU · PRE3 · NANLZ</p> <p>S/SXB = FUBAL · PRE3</p>	<p>MOVE PROG. ADDR BACK TO (P).</p>

"FABRANCH": EXU (47), BCS (49), BCR (48), BIR (45), BDR (44), BAL (4A)

1 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 1	<p>BAL \Rightarrow B \rightarrow S</p> <p>BIR \Rightarrow A+1 \rightarrow S</p> <p>BDR \Rightarrow A-1 \rightarrow S</p> <p>S \rightarrow RR</p> <p>FABRANCH \Rightarrow SET DATA RELEASE</p> <p>BCS OR BCR T5L } \Rightarrow BRANCH TO ENDE</p> <p>BCR · (CCAR = 0)</p> <p>BAL</p> <p>BIR · (S < 0) } \Rightarrow SET PH10 *</p> <p>BDR · (S > 0) } (ENDE)</p> <p>BCS · (CCAR = 0) } \Rightarrow BRANCH TO PH 9</p> <p>BCR · (CCAR \neq 0)</p> <p>BIR · (S \geq 0)</p> <p>BDR · (S \leq 0) \Rightarrow SET PH9 *</p>	<p>$S_n = B_n \cdot SXB$</p> <p>$S_n = (K_n \oplus PR_n) \cdot SXADD$</p> <p>$RR_n = S_n \cdot RW$</p> <p>S/DRQ/2 = FABRANCH · PH1</p> <p>BRPH10 = FUBCS · PH1 · (R · CC) + FUBCR · PH1 · N(R · CC) + FUBAL · PH1</p> <p>S/PH10 = FUBIR · PH1 · NBRPH9 + FUBDR · PH1 · SGTZ</p> <p>NBR = I · FABRANCH · PH1</p> <p>BRPH9 = FUBCS · PH1 · N(R · CC) + FUBCR · PH1 · (R · CC) + FUBIR · PH1 · NS0</p> <p>S/PH9 = FUBDR · PH1 · NSGTZ</p>	<p>BIR: BRANCH UNTIL NEG RR = ZERO OR POS.</p> <p>BDR: BRANCH UNTIL POS RR = ZERO OR NEG.</p> <p>GO TO ENDE FOR PROGRAM LOOP (BRANCH).</p> <p>GO TO PH9 FOR PROGRAM END LOOP (NO BRANCH)</p> <p>* SPECIAL MECH. TO AVOID LEVEL PILE UP. KILL NBR BY (FUBDR · PH1)</p>
PH 9 DR	<p>B \rightarrow S \rightarrow P</p> <p>SET MEMORY REQUEST</p>	<p>PXSXB = NFAPL · NFAMD5 · PH9</p> <p>S/MRQ/2 = PXSXB</p>	<p>NO BRANCH PLACE PROG. ADDR INTO (P) AND REQUEST NEXT INST IN SEQUENCE.</p>
PH 10 ENDE DR	<p>NORMAL ENDE WITH ADDITIONAL REQUIREMENT REQUIRE FOR EXU LISTED</p> <p>EXU \Rightarrow $\left\{ \begin{array}{l} \text{INHIBIT P+1} \rightarrow \text{P} \\ \text{IF (INT+ISOC) - P-1} \rightarrow \text{P} \end{array} \right.$</p> <p>IBENABLE \Rightarrow</p>	<p>PUC31 = NFUEXU · PH10 · NHAJ · NINT · NIOSC</p> <p>PDC31 = FUEXU · (INT + ISOC) · ENDE</p> <p>IBEN = ISOC · PH10 · NIBINH</p>	

FABRANCH

2 of 2

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
END OF PREP	<p>CONTENTS OF REGISTERS</p> <p>(A) : PSW1 (B) : PROG ADDR (P) : CURRENT PSW1 ADDR</p> <p>XPSD { NTRAP → PRESET A → S TRAP → PRESET A-1 → S ⇒ SET CORE MEM. WRITE</p> <p>LPSD ⇒ { BRANCH TO PH3 SET CORE MEM. REQ.</p>	<p>AXPSW1 = FAPSD · PRE3 AXZ = FAPSD · PRE3</p> <p>S/SXA = FAPSD · PRE3 · NTRAP S/SXAM1 = FAPSD · PRE3 · TRAP S/MBXS = FAPSD · PRE3 · 07</p> <p>BRPH3 = FAPSD · PRE3 · N07 · NANLZ S/MRQ/2 = FAPSD · (PRE/34 + PH2)</p>	
PH 1 DR	<p>NTRAP ↔ A → S TRAP ↔ A-1 → S S ↔ MB</p> <p>XPSD ⇒ { CURRENT PSW2 ADDR. → P CURRENT PSW2 → A SET CORE MEM WRITE PRESET A → S TRACCS ↔ TRS</p>	<p>$S_n = PR_n + (PR_n \oplus K_n) \cdot SXADD$ $MB_n = S_n \cdot MBXS$</p> <p>PUC31 = FAPSD (PH1 + PH3) AXPSW2 = FAPSD · PH1 S/MBXS = FAPSD · PH1 S/SXA = FAPSD · PH1 S/TR28 = FAPSD · PH1 · TRACC1</p>	<p>XPSD: STORE CURRENT PSW1</p> <p>NOTE TRACC1 ↔ TR28 TRACC2 ↔ TR29 TRACC3 ↔ TR30 TRACC4 ↔ TR31</p>
PH 2 DR	<p>A → S S ↔ MB SET CORE MEMROY REQ NEXT PSW1 ADDR → P</p>	<p>$S_n = PR_n$ $MB_n = S_n \cdot MBXS$ $S/MRQ/2 = FAPSD \cdot (PRE/34 + PH2)$ PUC31 = FAPSD · PH2</p>	<p>XPSD: STORE CURRENT PSW2</p>

"FAPSD" : LPSD (OE), XPSD (OF)

1 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 3 DR	<p>MB → C C → D</p> <p>FAPSD ⇒ { SET CORE MEM. REQUEST NEXT PSW2 → P PRESET A + D → S</p> <p>XPSD (IF TRAP · R29) ⇒ TR'S → A</p>	<p>$C_n = MB_n \cdot CXMB$ DXC = FAPSD · PH3 $S/MRQ/2 = FAPSD \cdot PH3$ PUC31 = FAPSD · PH3 S/SXAPD = FAPSD · PH3</p> <p>AXTR = FAPSD · PH3 · 07 · R29 · TRAP AXZ = FAPSD · PH3</p>	<p>FETCH NEXT PSW1</p> <p>LOAD A WITH TRS OR ZERO</p>
PH 4 DR	<p>MB → C C → D</p> <p>A + D → S S → PSW1 S → P</p> <p>XPSD ⇒ IF TRAP, TRACC → CC</p> <p>FAPSD ⇒ { SET MEM REQUEST PRESET D → S</p> <p>LPSD · R30 ⇒ INTERLOCK CLOCK WITH ARE</p>	<p>$C_n = MB_n \cdot CXMB$ DXC = FAPSD · PH4 $S_n = (K_n \oplus PR_n) \cdot SXADD$ PSWIXS = FAPSD · PH4 PKS = FAPSD · PH4 CCXTRACC = FAPSD · PH4 · 07 · TRAP $S/MRQ/1 = FAPSD \cdot PH4$ $S/SXD = FAPSD \cdot PH4$ $S/CEINT = FAPSD \cdot PH4 \cdot N07 \cdot R30$</p>	<p>FETCH NEXT PSW2</p> <p>LOAD NEXT PSW1</p> <p>IF XPSD · TRAP MERGE CC WITH TRACCS</p>

FAPSD

2 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 5 T5L	LOAD NEXT PSW2 $LPSD \Rightarrow \begin{cases} R30, LEVACT \\ R31, LEVARM \end{cases}$ $FAPSD \begin{cases} D \rightarrow S \\ S \rightarrow PSW2 \end{cases}$ $LPSD \Rightarrow ZERO \rightarrow INT \text{ INHIBITS}$ $FAPSD \Rightarrow \begin{matrix} RESET \text{ INTRAP} \\ " \text{ TRAP} \\ " \text{ TRACC} \end{matrix}$ BRANCH TO ENDE	$PSW2XS = FAPSD \cdot PH5$ $LEVACT = FAPSD \cdot PH5 \cdot N07 \cdot R30$ $LEVARM = FAPSD \cdot PH5 \cdot N07 \cdot R30 \cdot R31$ $S_n = PR_n$ $PSW2 = FAPSD \cdot PH5$ $PSW2XS/1 = PSW2XS \cdot N07$ $(R/INTRAP) = (R/TRAP)$ $(R/TRAP) = FAPSD \cdot PH5$ $(R/TRACC) = FAPSD \cdot PH5$ $BRPH10 = FAPSD \cdot PH5$	INTERRUPT INHIBITS $XPSD \Rightarrow$ MERGE CURRENT SETTING WITH NEW $LPSD \Rightarrow$ LOAD NEW VALUES
PH 10 DR	NORMAL ENDE		

FAPSD

3 of 3

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE	CONTENTS OF REGISTERS (B) : PROGRAM ADDR.		
PH 1 T5L	$R \rightarrow TRACC1, 2, 3/4$ SET TR28 $CAL3 \text{ OR } CAL4 \Rightarrow SET TR30$ $CAL2 \text{ OR } CAL4 \Rightarrow SET TR31$ SET TRAP	$S/TRACC1 = (FACAL \cdot PH1) \cdot NTRAP \cdot NSTRAP \cdot R28$ $S/TRACC2 = (FACAL \cdot PH1) \cdot NTRAP \cdot NSTRAP \cdot R29$ $S/TRACC3 = (FACAL \cdot PH1) \cdot NTRAP \cdot NSTRAP \cdot R30$ $S/TRACC4 = (FACAL \cdot PH1) \cdot NTRAP \cdot NSTRAP \cdot R31$ $S/TR28 = (FACAL \cdot PH1) \cdot NTRAP \cdot NSTRAP$ $S/TR30 = (FACAL \cdot PH1) \cdot 06$ $S/TR31 = (FACAL \cdot PH1) \cdot 07 \cdot NSTRAP \cdot NTRAP$ $(S/TRAP) = (FACAL \cdot PH1)$	SET CONDITION CODES DURING XPSD MODIFIES ADDRESS OF INST POINTED TO BY XPSD Proceed to INTRAP SEQ.
INTRAP	SEE INTRAP SEQUENCE		

"FACAL": CAL1 (04), CAL2 (05), CAL3 (06), CAL4 (07)

1 of 1

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
END OF PREP	<p>CONTENTS OF REGISTERS</p> <p>(P) : PROG. ADDR. (B) : EFFECTIVE ADDR.</p> <p>WD \Rightarrow (A) : RR NRZ \Rightarrow PRESET A \rightarrow S RD \Rightarrow CLEAR A</p>	<p>B1619Z \Rightarrow INTERNAL MODE S/SXA = FARWD · (PRE/34 + PH2) · NRZ AXRRINH = FARWD · 0LC · PRE3</p>	
PH 1 75L CONT NEXT PAGE	<p>WD · N(INTERNAL MODE) } A \rightarrow S \Rightarrow S \rightarrow DIO0031 B \rightarrow DIO0247</p> <p>NRZ \Rightarrow PRESET A \rightarrow S</p> <p>INTERNAL MODE \Rightarrow { KSS \rightarrow CC INTERRUPT INH WRITE DIRECT</p> <p>WD SET WRITE LINE</p> <p>WD · (INTERNAL MODE) · B27 \Rightarrow SET INTERRUPT INHIBITS</p>	<p>S_n = PR_n DIOXS = FARWD · PH1 · 0LD · NB1619Z DIOXB = FARWD · PH1 S/SXA = FARWD · (PH1 + PH3) · NRZ CCXRWD = FARWD · PH1 · B1619Z INHXWD = CCXRWD · 0LD · B26 WDINT = CCXRWD · 0LD · B25 S/DIOWD = FARWD · PH1 · 0LD S/CIF = INHXWD · B29 · B27 R/CIF = INHXWD · B29 S/II = INHXWD · B30 · B27 R/II = INHXWD · B30 S/EI = INHXWD · B31 · B27 R/EI = INHXWD · B31</p>	

"FARWD": RD(6C), WD(6D)

1 of 5

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	<p>READ SENSE SWITCHES INTERNAL MODE</p> <p>ALARM CONTROL</p> <p>AUDIO TOGGLE</p> <p>READ AND RESET MEMORY FAULT INDICATORS MFI 0-7 \rightarrow A2331 ZERO \rightarrow A0024 ZERO \rightarrow MRI</p> <p>INTERNAL MODE \Rightarrow BRPH8</p>	<p>S/CC1 = CCXRWD · KSS1 S/CC2 = CCXRWD · KSS2 S/CC3 = CCXRWD · KSS3 S/CC4 = CCXRWD · KSS4 R/CC = CCXRWD</p> <p>S/ALARM = WDINT · B31 R/ALARM = WDINT · + RESET</p> <p>S/MUSIC = WDINT · B30 · NMUSIC R/MUSIC = WDINT · B30</p> <p>AUDIO = MUSIC · NALARM + ALARM · KRUN · 1Kc</p> <p>RDXMFI = CCXRWD · 0LC · B27 AXPARITY = RDXMFI MFI = RDXMFI · NRZ + RESET</p> <p>BRPH8 = FARWD · PH1 · B1619Z</p>	

FARWD

2 of 5

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 2 T5L	$A \rightarrow S$ EWDM $\Rightarrow S_{1631} \leftrightarrow DAT_{1631}$ WD-INTERRUPT CONTROL \Rightarrow EWDM PRESET $A \rightarrow S$	$S_n = PR_n$ $DAT_n = S_n \cdot EWDM$ $EWDM = NB_{16} \cdot NB_{17} \cdot NB_{18} \cdot B_{19} \cdot DIOWD$ $S/SXA = FARWD \cdot (PRE/34 + PH2) \cdot NRZ$	
PH 3 T5L	$A \rightarrow S$ EWDM $\Rightarrow S_{1631} \leftrightarrow DAT_{1631}$ PRESET $A \rightarrow S$ DECREMENT MC BRANCH TO PH6 SET FUNCTION STROBE	$S_n = PR_n$ $DAT_n = S_n \cdot EWDM$ $S/SXA = FARWD \cdot (PH1 + PH3) \cdot NRZ$ $MCDC7 = FARWD \cdot PH3$ $BRPH6 = FARWD \cdot PH3$ $S/DIOFS = FARWD \cdot PH3$	
PH 6 T5L	$A \rightarrow S$ $S_{1631} \leftrightarrow DAT_{1631}$ PRESET $A \rightarrow S$ IO ENABLE DIOEXIT \Rightarrow CLEAR DIOWD NDIOEXIT \Rightarrow SUSTAIN PH6 FSA \Rightarrow ENABLE DIIND DIIND \Rightarrow $DIO \rightarrow DIO(Reg)$ $DIO51 \rightarrow CC3$ $DIO52 \rightarrow CC4$	$S_n = PR_n$ $DAT_n = S_n \cdot EWDM$ $S/SXA = FARWD \cdot PH6 \cdot NDIOEXIT \cdot NRZ$ $IOEN6 = FARWD \cdot PH6 \cdot NEWDM \cdot NDIOEXIT \cdot NMCOOSZ$ $R/DIOWD = DIOEXIT$ $BRPH6 = FARWD \cdot PH6 \cdot NDIOEXIT$ $DIIND = FSA \cdot DIOT3 \cdot NDIO72 = DIO \times DIO$ $S/CC3 = DIIND \cdot DIO51$ $S/CC4 = DIIND \cdot DIO52$	NOTE SEE SHEET 5 FOR PHASE 6 CONTROL.

FARWD



3 of 5


PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 7 T8L	$DIO \leftrightarrow A$ PRESET $A \rightarrow S$ RD \Rightarrow SET FM WRITE	$AXDIO = FARWD \cdot PH7$ $S/SXA = FARWD \cdot PH7$ $S/RW = FARWD \cdot PH7 \cdot 0LC \cdot NRZ$	
PH 8 T8L	$A \rightarrow S$ RD-NRZ $\Rightarrow S \leftrightarrow RR$ BRANCH TO PH10 NEXT INST \Rightarrow SET MEM REQ	$S_n = PR_n$ $S/RR_n = S_n \cdot RW$ $BRPH10 = FARWD \cdot PH8$ $S/MRQ/1 = FARWD \cdot PH8$	
PH 10 T8L	NORMAL ENDE		

FARWD

4 of 5

DIRECT I/O CONTROL LOGIC



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PREP	CONTENTS OF REGISTERS AT THE END OF PREPARATION (B): PROG. ADDR (D) & (P): IOPADDR SIO ⇒ (A): R[0]	<u>INSTRUCTION FAMILY SIGNALS</u> FAIO: SIO, TIO, TDV, HIO, AIO FAIO/1: SIO, TIO, TDV, HIO	1ST CMD ADDR
	EVENTS DURING PREP $P \rightarrow B$ $D \rightarrow S$ $NINDX \Rightarrow S \rightarrow P$ $IA \Rightarrow \begin{cases} MB \rightarrow C \\ C \rightarrow D \end{cases}$ $INDX \quad A+D \rightarrow S$ $S \rightarrow D$ $S \rightarrow P$ $SIO \Rightarrow \begin{cases} 0 \rightarrow /LR/ \\ R[0] \rightarrow A \end{cases}$	$BXP/1 = BRP \cdot PRE1$ $Sn = PRn$ $PXS = NFAIM \cdot PRE1$ $DXC = IA \cdot PRE2$ $S/SXAPD = FAW \cdot PRE1 \cdot INDX \cdot NCO + IA \cdot IX \cdot PRE2$ $DXS = FAIO \cdot PRE/12$ $PXS = PRE2$ $LRXZ = FUSIO \cdot PRE3$ $S/AXRR = PRE/12$	
		 <p>Word in R[0]</p>	

"FAIO": SIO(4C), HIO(4F), TIO(4D), TDV(4E), AIO(6E)

1 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH. 1	FUNCTION LINES TO MIOP AIO SIO TIO TDV HIO $02 \rightarrow /FNC0/ \quad 1 \quad 0 \quad 0 \quad 0 \quad 0$ $06 \rightarrow /FNC1/ \quad 1 \quad 0 \quad 0 \quad 1 \quad 1$ $07 \rightarrow /FNC2/ \quad 0 \quad 0 \quad 1 \quad 0 \quad 1$	$/FNC0/ = BCD * B.02$ $/FNC1/ = BCD * B.06$ $/FNC2/ = BCD * B.07$	
	FUNCTION LINES TO IIOP $FUSIO \rightarrow /SIO/$ $N06.07 \rightarrow /TIO/$ $N02.06.N07 \rightarrow /TDV/$ $06.07 \rightarrow /HIO/$ $FUAIO \rightarrow /AIO/$	$/SIO/ = BCD * B. FUSIO. (NIOCON.NPHIO)$ $/TIO/ = BCD * B. N06.07. (NIOCON.NPHIO)$ $/TDV/ = BCD * B. N02.06.N07. (NIOCON.NPHIO)$ $/HIO/ = BCD * B. 06.07. (NIOCON.NPHIO)$ $/AIO/ = BCD * B. FUAIO. (NIOCON.NPHIO)$	
	SET IOP ADDR LINES $P21 \rightarrow SW5 \rightarrow /IOPA0/$ $P22 \rightarrow SW6 \rightarrow /IOPA1/$ $P23 \rightarrow SW3 \rightarrow /IOPA2/$	$S/SW5 = (FAIO.PH1). P21$ $/IOPA0/ = BCD * B. SW5$ $S/SW6 = (FAIO.PH1). P22$ $/IOPA1/ = BCD * B. SW6$ $S/SW3 = (FAIO.PH1). P23$ $/IOPA2/ = BCD * B. SW3$	SW FLIP/FLOPS HOLD IOP ADDR. LINES UNTIL INST. COMPLETED.
	$NSIO \Rightarrow CLEAR A$ $PRESET \Rightarrow D \rightarrow S$ $DEVICE ADDR D2431 \rightarrow D0007$ $X'20' \rightarrow P$	$AXZ = FAIO.PH1.NFUSIO$ $S/SXD = (FAIO.PH1)$ $DXDR8 = (FAIO.PH1)$ $PX = (FAIO.PH1)$ $S/P26 = (FAIO.PH1)$	

FAIO

2 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 2	$D \rightarrow S$ $S_{0007} \rightarrow A_{0007}$ $R \neq 0 \Rightarrow \text{SET } A_{09}$ $R \text{ IS EVEN} \Rightarrow \text{SET } A_{08}$ CLEAR A_{0815} $\left. \begin{matrix} \text{MIOP} \\ \text{NOT AIO} \end{matrix} \right\} \Rightarrow \text{PRESET CORE WRITE}$ PRESET $A \rightarrow S$ CLEAR $CC1$ AND $CC2$ PROCEED LOW \Rightarrow SET SWO INTEGRAL IOP ADDR	$S_n = PR_n$ $AXS/0 = AXS/2$ $AXS/2 = (FAIO.PH2)$ $(S/A9) = (FAIO.PH2). NRZ$ $(S/A8) = (FAIO.PH2). NRZ. NR31$ $AZ/1 = (FAIO.PH2)$ $S/MBXS = FAIO/1.PH2.N (IOP.P, IOP.ADD)$ $S/MRQ = S/MBXS$ $S/DRQ = S/MBXS$ $S/SxA = (FAIO.PH2)$ $R/CC1 = (FAIO.PH2)$ $R/CC2 = (FAIO.PH2)$ $S/SWO = (FAIO.PH2). NPR$ $IOPADD = NSW3.NSW5.NSW6$ $IOPAXST = FAIO.PH2$	DEVICE ADDR. TO A_{0007} GENERATE R FOR TRANSFER TO X'20'

FAIO

3 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS															
PH 3	$A \rightarrow S$ $\left. \begin{matrix} \text{MIOP} \\ \text{NAIO} \end{matrix} \right\} \Rightarrow \begin{matrix} S \rightarrow MB \\ S \rightarrow D \end{matrix}$ DEVICE ADDR. $\Rightarrow A \rightarrow IOPR$ $A \rightarrow IODA$ $NAIO, R31 \Rightarrow P+1 \rightarrow P$ PROCEED LOW \Rightarrow SET SWO $NSWO \Rightarrow BRPH3$ $SWO \Rightarrow$ SET CONTROL STROBE	$S_n = PR_n$ $MB_n = S_n \cdot MBXS$ $DXS = (FAIO.PH3)$ <table border="1" style="margin: 10px auto;"> <tr> <td style="width: 4px;">DEVICE ADDR.</td> <td style="width: 4px;">R</td> <td style="width: 4px;">00</td> <td style="width: 4px;">0000</td> <td style="width: 4px;">COMMAND DOUBLE WD. ADDR.</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">4</td> <td style="text-align: center;">8</td> <td style="text-align: center;">12</td> <td style="text-align: center;">16</td> </tr> <tr> <td style="text-align: center;">20</td> <td style="text-align: center;">24</td> <td style="text-align: center;">28</td> <td style="text-align: center;">32</td> <td style="text-align: center;">31</td> </tr> </table> $IOPRxA = FAIO.PH3-B$ $IOPDxA = (FAIO.PH3)$ $PUC31 = (FAIO/1.PH3). R31$ $S/SWO = (FAIO.PH3). NPR$ $BRPH3 = FAIO.PH3. NSWO$ $S/IOPCONST = (FAIO.PH3). SWO$	DEVICE ADDR.	R	00	0000	COMMAND DOUBLE WD. ADDR.	0	4	8	12	16	20	24	28	32	31	WRITE COMH TO CORE X'20' FOR MIOP ONLY DEVICE ADDR. TO DEVICE SUBCONTROLLER CORE ADDR. = X'21' WAIT FOR PROCEED TO GO LOW
DEVICE ADDR.	R	00	0000	COMMAND DOUBLE WD. ADDR.														
0	4	8	12	16														
20	24	28	32	31														

FAIO

4 of 15

INTEGRAL IOP FAST MEMORY (D.C. CHANNEL)

CONTENT	READ PRESET	WRITE PRESET	WORD ADDR			
			I0FM	I0FR8	I0FR9	
STATUS, BITS 0 TO 15	BYTE ADDRESS BITS 15 TO 31	S/AXRR/2	S/RW/2	1	0	0
FLAGS, BITS 0 TO 7	BYTE ADDR, BITS 8 TO 15	S/AXRR/3	S/RW/3	1	0	1
	BYTE COUNT (ONLY) BITS 16 TO 31	S/AXRR/6	NOT DONE	1	0	1
MOST SIGNIFICANT BYTE \Rightarrow	COMMAND DBW ADDR. BITS 24 TO 31	S/AXRR/4	S/RW/4	1	1	0
LEAST SIGNIFICANT BYTE \Rightarrow	COMMAND DBW ADDR. BITS 24 TO 31	S/AXRR/4 AND S/AXRR/3	S/RW/4 AND S/AXRR/3	1	1	1

STATUS BITS

- BIT 0 READ BACKWARD
- BIT 1 CHAINING MODIFIER
- BIT 2 ZERO BYTE COUNT INT.
- BIT 3 CHANNEL END INT
- BIT 4 UNUSUAL END INT
- BIT 8 INCORRECT LENGTH

- BIT 9 TRANSM. DATA ERROR
- BIT 10 TRANSM. MEM. ERROR
- BIT 11 MEMORY ADDR ERROR
- BIT 12 IOP MEMORY ERROR
- BIT 13 IOP CONTROL ERROR
- BIT 14 IOP HALT


FLAGS

- BIT 0 DATA CHAIN
- BIT 1 INT. AT 0 BYTE CT.
- BIT 2 COMMAND CHAIN
- BIT 3 INT AT CHAN. END
- BIT 4 HALT ON TRANS. ERR.
- BIT 5 INT UNUSUAL END
- BIT 6 SUPPRESS INCR. LENGTH
- BIT 7 SKIP

DEVICE CONTROLLER ADDRESS DECODE


MULTIUNIT DEVICE CONTROLLER

I0FRO = 1



SINGLE DEVICE CONTROLLER

I0FRO = 0



$LI0^n = I0FR_p$ WHERE $n = 3-7$, $p = 1-7$ AS PER TABLE BELOW

CHANNEL SELECT	I0FRO = 1	I0FRO = 0
SELECT ONE OF 4 GROUPS	$LI0^3 = 0$	$I0FR^3$
	$LI0^4 = 0$	$I0FR^4$
SELECT ONE OF EIGHT CHANNELS	$LI0^5 = I0FR^1$	$I0FR^5$
	$LI0^6 = I0FR^2$	$I0FR^6$
	$LI0^7 = I0FR^3$	$I0FR^7$

STANDARD EIGHT CHS. * $L/I0^1B_i = NLI0^3 . NLI0^4$

OPTIONAL CHANNELS (EIGHT EACH) $L/I0^2B_i = NLI0^3 . LI0^4$
 $L/I0^3B_i = LI0^3 . NLI0^4$
 $L/I0^4B_i = LI0^3 LI0^4$

* EQUATIONS NOT COMPLETE

PRESET FLIP FLOPS

I0FM

$$S/I0FM = S/AXRR/2 + S/AXRR/3 + S/AXRR/4 + S/AXRR/6 + S/RW/2 + S/RW/3 + S/RW/4$$

I0FMB

$$S/I0FMB = S/AXRR/4 + S/RW/4$$

I0FM9

$$S/I0FM9 = S/AXRR/3 + S/AXRR/6 + S/RW/3$$


AXRR

$$S/AXRR = S/AXRR/2 + S/AXRR/3$$

RW

$$S/RW = S/RW/2 + S/RW/3 + S/RW/4$$

BYTE DRIVER LOGIC



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 4	<p>$I\bar{O}CONST \rightarrow /CNSTC/$ $CNST \rightarrow INTEGRAL I\bar{O}P$</p> <p>$NI\bar{O}PADD$ $AIO, NI\bar{O}IR \} \Rightarrow II\bar{O}P PASS$ $CNST ON$</p> <p>INTEGRAL I$\bar{O}P$ PROCEED $CNST \{ AIO, I\bar{O}IR \} \Rightarrow II\bar{O}P$ $I\bar{O}PADD \} \Rightarrow PROCEED$</p> <p>WAIT FOR PROCEED $\Rightarrow BRPH4$</p>	<p>$/CNSTC/ = BCD * B.I\bar{O}CONST$ $CNST = I\bar{O}CONST, I\bar{O}POP, NI\bar{O}PEX$ $+ /CNST/, I\bar{O}POP, I\bar{O}PEX$</p> <p>$CNSTI = FAIO/1, NI\bar{O}PADD, CNST$ $+ FUAIO, NI\bar{O}IR, CNST$</p> <p>$PRI = CNSTI, [LAST I\bar{O}P]$ $S/SW2 = FAIO/1, PH4, I\bar{O}PADD, CNST$ $+ FUAIO, PH4, I\bar{O}IR, CNST$</p> <p>$BRPH4 = FAIO, PH4, SWO, NSW2$</p>	<p>CONTROL STROBE TO I$\bar{O}P(S)$ (I$\bar{O}PEX = MI\bar{O}P CABLE$)</p> <p>NOT INTEGRAL I$\bar{O}P$ ADDR. AND NO I$\bar{O}P$ INT. PENDING</p> <p>INTEGRAL I$\bar{O}P$ ADDR. OR INT. PENDING</p>
PH 4 (MI $\bar{O}P$)	<p><u>MI$\bar{O}P$ ADDRESSED</u> PROCEED \rightarrow RESET SWO</p> <p>CLEAR \rightarrow I$\bar{O}CONST$ $COND1, 2 \rightarrow CCI, CC2$</p> <p>NRZ \Rightarrow READ CORE SET MRQ & DRQ</p> <p>RZ \Rightarrow BRPH4</p>	<p>$R/SWO = FAIO, PH4, PR$</p> <p>$R/I\bar{O}CONST = FAIO, PH4, NSWO$ $S/CC1 = FAIO, PH4, NSWO, COND1$ $S/CC2 = FAIO, PH4, NSWO, COND2$ $S/MRQ/2 = FAIO, PH4, NSWO, NRZ$</p> <p>$BRPH4 = FAIO, PH4, NSWO, RZ$</p>	<p>$NSWO = MI\bar{O}P PROCEED$</p> <p>NO REG. STATUS REQD.</p>

FAIO

6 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 4	<p><u>INTEGRAL I$\bar{O}P$ ADDRESSED</u> (SECOND CLOCK) SET FUNCTION STROBE</p> <p>PRESET $[I\bar{O}FM(00)] \rightarrow A$</p> <p>START SEQUENCE SWB-15</p> <p>RESET SW2</p>	<p>$I\bar{O}PADD = NSW3, NSW5, NSW6$</p> <p>$S/I\bar{O}FS = FAIO, PH4, SW2$</p> <p>$S/AXRR/2 = FAIO, PH4, SW2$ $S/I\bar{O}FM = S/AXRR/2$</p> <p>$BRSWB = FAIO, PH4, SW2$</p> <p>$R/SW2 = FAIO, PH4, SW2$</p>	<p>($SWO = SW2 = 1$) \Rightarrow II$\bar{O}P$ DURING SECOND PH4 SW2 IS RESET</p> <p>READ PREVIOUS STATUS AND BYTE ADDRESS</p>
PH 5	<p><u>MI$\bar{O}P$ ADDRESSED</u></p> <p>$MB \rightarrow C$ $C \rightarrow D$ $[I\bar{O}FM(00)] \rightarrow A$ $NAIO, NR31 \Rightarrow P+1 \rightarrow P$ SET CORE READ, DRQ DELAYED</p> <p>$R31 \} \Rightarrow$ PRESET D \rightarrow S $AIO \} \Rightarrow$ PRESET S \rightarrow FM</p> <p>MI$\bar{O}P$ ADDRESSED GO TO PH6</p>	<p>$Cn = MB_n, CXMB$ $DxC = FAIO, PH5, NSWO$ $S/An = RR_n, AXRR$ $PUC31 = FAIO/1, PH5, NSWO, NR31$ $S/MRQ/3 = FAIO/1, PH5, NSWO, NR31$ $S/SXD = FAIO, PH5, NSWO, R31$ $+ FUAIO, PH5, NSWO$ $S/RW = FAIO/1, PH5, NSWO, R31$ $+ FUAIO, PH5, NSWO$ $S/PH6 = PH5, NBR, NI\bar{O}EN$</p>	<p>$NSWO \Rightarrow MI\bar{O}P$</p> <p>$\} REVEN \Rightarrow X'20' \rightarrow D$ $\} R\bar{O}DD \Rightarrow X'21' \rightarrow D$</p> <p>INCREMENT P IF REVEN READ X'21' IF REVEN</p> <p>$AIO \Rightarrow X'20'$ CONTAINS [STATUS, I\bar{O} ADDR]</p>

FAIO

7 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 5 SW8 NSW7	<u>INTEGRAL IOP ADDRESSED</u> NSW7 \Rightarrow SUSTAIN SW8 /AV0/+ /FSL/ \Rightarrow SET SW7 NAIO \Rightarrow PRESET [FM(01)] \rightarrow A AIO \Rightarrow $\left\{ \begin{array}{l} \text{CLEAR IODA} \\ \text{PRESET [FM(00)]} \rightarrow A \end{array} \right.$	BRSWB = FAIO.PH5.SW8.NSW7 S/SW7 = FAIO.PH5.SW8.NSW7.FSL + FAIO.PH5.SW8.NSW7.AV0 S/AXRR/6 = FAIO/1.PH5.SW8.NSW7 IODAX = FUAIO.PH5.SW8.NSW7 S/AXRR/2 = FUAIO.PH5.SW8	WAIT FOR DEVICE CONTROLLER RESPONSE D.C. RESPONSE RECEIVED FSL \Rightarrow FUNCTION STROBE ACKNOWLEDGE AV0 \Rightarrow FUNCTION NOT ACCEPTED
PH 5 SW8 SW7	NAIO \Rightarrow [FM(01)] \rightarrow A1631 AIO \Rightarrow [FM(00)] \rightarrow A SW7 \Rightarrow SET CONDITION CODE RESET SW7 SIO \Rightarrow CLEAR OLD STATUS AIO \Rightarrow $\left\{ \begin{array}{l} \text{/FR/} \rightarrow \text{IOFR} \\ \text{PRESET A} \rightarrow \text{S} \\ \text{PRESET [FM(00)]} \rightarrow \text{A} \end{array} \right.$	S/An = RRn.AXRR/6 S/An = RRn.AXRR AXRR/6 = FAIO/1.PH5.SW8.SW7 S/CC1 = FAIO.PH5.SW8.SW7.NDOR S/CC2 = FAIO.PH5.SW8.SW7.NIOR R/SW7 = FAIO.PH5.SW8.SW7 SIO5P/1 = FUSIO.PH5.SW8.SW7 S/RW/2 = SIO5P/1.DOR.IOR IOFRXFR = (FUAIO.P5.8.7) IOFRX = (FUAIO.P5.8.7) S/SXA = (FUAIO.P5.8.7) S/AXRR/2 = FUAIO.PH5.SW8	NAIO \Rightarrow BYTE CT \rightarrow A1631 AIO \Rightarrow STATUS \rightarrow A (FROM INT. ACKND DEVICE)

FAIO

8 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 5 SW9	VALID START \Rightarrow VALST VALST \Rightarrow ZERO \rightarrow S \rightarrow IOFM(00) NAIO \Rightarrow FR \rightarrow A0007 AIO \Rightarrow A \rightarrow S PRESET A \rightarrow S AIO \Rightarrow [IOFM(00)] \rightarrow A NAIO \Rightarrow $\left\{ \begin{array}{l} \text{PRESET Ru1} \rightarrow \text{/LR/} \\ \text{PRESET WRITE TO Ru1} \end{array} \right.$ AIO \Rightarrow PRESET WRITE TO [IOFM(00)] RE } \Rightarrow BRANCH TO SW13 AV0 }	VALST = FUSIO.NCC1.NCC2 RRn = Sn.RW S/An = FRn.AXFR AXFR = FAIO/1.PH5.SW9 Sn = PRn S/SXA = FAIO.PH5.SW9 S/An = RRn.AXRR S/LR31 = FAIO/1.PH5.SW9 S/RW = FAIO/1.PH5.SW9.NRZ S/RW/2 = FUAIO.PH5.SW9 BRSW13 = FAIO/1.PH5.SW9.RZ + FAIS.PH5.SW9.AV0	CLEAR OLD STATUS AIO \Rightarrow STATUS \rightarrow A STATUS TO Ru1

FAIO

9 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 5 SW 10	$A \rightarrow S$ $NAIO \Rightarrow \begin{cases} S \rightarrow Ru1 \\ ZERO \rightarrow RW15 \end{cases}$	$S_n = PR_n$ $R_{wn} = S_n \cdot RWXS$ $RW15 = S15 \cdot RWXS / 1 \cdot RW15XZ$ $NRWXZ = FAIO / 1 \cdot PH5 \cdot SW10$	LOAD IO STATUS BUT INHIBIT S15 WHICH INDICATES A BUSY SELECTOR IOP
	$AIO \Rightarrow \begin{cases} S \rightarrow [IOFM(00)] \\ ZERO \rightarrow \begin{cases} IO STATUS \\ INTERRUPT BITS \end{cases} \end{cases}$	$RW_n = S_n \cdot RWXS$ $RW3 = S3 \cdot RWXS \cdot N(FUAI0, PH5, SW10)$ $RW4 = S4 \cdot " \cdot " \cdot "$ $RW5 = S5 \cdot " \cdot " \cdot "$	AIO STATUS RETURNED WITH INTERRUPT STATUS BITS CLEARED
	$AIO \Rightarrow \begin{cases} IOPR \rightarrow A0007 \\ IOP STATUS \rightarrow A0815 \\ CLEAR TO BYTE 1 \end{cases}$	$AXFR = FUAI0 \cdot PH5 \cdot SW10$ $IOAXST = IOINST$ $IOINST = FUAI0 \cdot PH5 \cdot SW10 \cdot (A_2 + A_3 + A_4 + NIDFR0)$ $AZ/1 = FUAI0 \cdot PH5 \cdot SW10$	DEVICE ADDR $\rightarrow A$
	$NAIO \} NR31 \Rightarrow PRESET [IOFM(10)] \rightarrow A$	$S/AXRR/4 = FAIO / 1 \cdot PH5 \cdot SW10 \cdot NR31$	
	$NAIO \} R31 \Rightarrow BRANCH TO SW13$	$BRSW13 = FAIO / 1 \cdot PH5 \cdot SW10 \cdot R31$	ODD R FIELD ONE STATUS WORD REQUIRED

FAIO

10 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 5 SW 11	$NAIO \Rightarrow \begin{cases} [IOFM(10)] \rightarrow A \\ PRESET [IOFM(11)] \rightarrow A \end{cases}$	$S/An = RR_n \cdot AXRR/3$ $S/AXRR/4 = FAIO / 1 \cdot PH5 \cdot SW11$ $S/AXRR/6 = FAIO / 1 \cdot PH5 \cdot SW11$	READ MSB OF CDW ADDRESS TO A2431
	$AIO \Rightarrow A0008 \rightarrow A2431$	$AXAR24 = FUAI0 \cdot PH5 \cdot SW11$	TRANSFER DEVICE ADDR. TO BYTE 3 OF A
PH 5 SW 12	$NAIO \Rightarrow \begin{cases} A2431 \rightarrow A1623 \\ IOFM(11) \rightarrow A2431 \end{cases}$ PRESET A $\rightarrow S$ PRESET WRITE TO R	$AXALB = FAIO / 1 \cdot PH5 \cdot SW12$ $S/An = RR_n \cdot AXRR/3$ $S/SXA = FAIO \cdot PH5 \cdot SW12$ $S/RW = FAIO \cdot PH5 \cdot SW12 \cdot NRZ$	LOAD MSB OF CDW ADDRESS TO A1623 AND READ LSB OF CDW TO BYTE 3 OF A
	$AIO \Rightarrow \begin{cases} DA \rightarrow S \\ S \rightarrow A0007 \\ A12 \Rightarrow SET CC2 \end{cases}$ $STATUS \rightarrow A$ $SIO \Rightarrow$ $AIO \Rightarrow$	$SXDA = FUAI0 \cdot PH5 \cdot SW12$ $AXS/2 = FUAI0 \cdot PH5 \cdot SW12$ $S/CC2 = FUAI0 \cdot PH5 \cdot SW12 \cdot A12$	READ DEVICE STATUS TO BYTE 0 OF A CC2 INDICATES UNUSUAL INTERRUPT

FAIO

11 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 5 SW 13	$A \rightarrow S$ $S \rightarrow RR$ DROP FUNCTION STROBE DROP CONNECT STROBE VALST { PRESET D-1 \rightarrow S PRESET S \rightarrow [IOFM(10)] NVALST \Rightarrow BRANCH TO PH9	$S_n = PR_n$ $RW_n = S_n \cdot RWXS$ $R/IOFS = FAIO.PH5.SW13$ $R/IOCONST = FAIO.PH5.SW13$ $S/SXDM1 = FAIO.PH5.SW13.VALST$ $S/RW/4 = FAIO.PH5.SW13.VALST$ $BRPH9 = FAIO.PH5.SW0.SW13.NVALST$	STATUS \rightarrow (R) DISCONNECT DEVICE CONTROLLER IF SIO VALID START STORE NEW CDW. ADDR NVALST ALSO INCLUDE ALL FAIO EXCEPT SIO
PH 5 SW 14	<u>SIO. VALST ONLY</u> $D-1 \rightarrow S$ $S_{1623} \rightarrow [IOFM(10)]$ SEE EXPLANATION OF IOFM ADDRESSING ON P. $S \rightarrow A$ IIOP \Rightarrow BRANCH TO PH9	$S_n = (K_n \oplus PR_n) \cdot SXADD$ $RW_n = S_n \cdot RWXS/2$ $AXS = FAIO.PH5.SW14$ $BRPH9 = FAIO.PH5.SW0.SW14$	MSB NEW CDW ADDR TO IOFM 10

FAIO

12 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 6 DRQ	<u>MIOP ADDRESSED</u> $R31$ AIO } \Rightarrow $D \rightarrow S$ $S \rightarrow RR$ $S \rightarrow D$ SET DRQ DELAYED DOWN ALIGN D $R31$ $+ AIO$ } \Rightarrow BRANCH TO PH9	$S_n = PR_n$ $RW_n = S_n \cdot RWXS$ $DXS = FAIO/1.PH6.NR31$ $S/DRQ = MRQP1$ $DXDR8 = FAIO.PH6$ $BRPH9 = FAIO.PH6.NSW0.R31 + FAIO.PH6$	MIOP STATUS \rightarrow R R EVEN ALIGN CDW ADDRESS R ODD OR AIO BRANCH TO PH9
PH 7	$MB \rightarrow C$ DOWN ALIGN D CLEAR D0015 PRESET D \rightarrow S PRESET WRITE TO FM	$C_n = MB_n \cdot CxMB$ $DXDR8 = FAIO.PH7$ $NDXDR8/0, /1 = FAIO.PH7$ $C/SXD = FAIO.PH7$ $S/RW = FAIO.PH7$	
PH 8	$D \rightarrow S$ $S \rightarrow RR$ $C \rightarrow D$	$S_n = PR_n$ $RW_n = S_n \cdot RWXS$ $DXC = FAIO.PH8$	$[X'20'] \rightarrow R$ $[X'21] \rightarrow D$

FAIO

13 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 9	<u>MIOP ADDRESSED</u> $NAIO, REVEN \Rightarrow IOBR9$ $IOBR9 \Rightarrow \begin{cases} \text{PRESET D} \rightarrow S \\ \text{PRESET S} \rightarrow Ru1 \end{cases}$ <u>INTEGRAL IOP ADDRESSED</u> UP ALIGN LSB CDW ADDR. $VALST \begin{cases} \text{PRESET A} \rightarrow S \\ \text{PRESET S} \rightarrow [IOFM(11)] \end{cases}$ <u>EITHER IOP</u> $B \rightarrow S$ $S \rightarrow P$	$IOBR9 = FAIO/1.PH9.NR31.NRZ$ $S/SXD = IOBR9.NSWO$ $S/RW = IOBR9.NSWO$ $S/LR31 = FAIO.PH9.NSWO$ $AXAL8 = FAIO.PH9.SWO$ $S/SxA = FAIO.PH9.SWO.VALST$ $S/RW4 = FAIO.PH9.SWO.VALST$ $S/RW3 = FAIO.PH9.SWO.VALST$ $SxB = PXSxB$ $PxS = PXSxB$ $MRQ/z = PXSxB$	<u>REVEN</u> STATUS $\rightarrow Ru1$ PRESETS TO STORE LSB CDW ADDR. FETCH NEXT INSTRUCTION

FAIO

14 of 15

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH 10 END	<u>MIOP ADDRESSED</u> $REVEN \Rightarrow \begin{cases} D \rightarrow S \\ S \rightarrow Ru1 \end{cases}$ <u>INTEGRAL IOP ADDRESS</u> $VALST \begin{cases} A \rightarrow S \\ S \rightarrow [IOFM(11)] \end{cases}$ SEE NORMAL END	$Sn = PRn$ $RWn = Sn \cdot RWxS$ $Sn = PRn$ $RWn = Sn \cdot RWxS/z$	

FAIO

15 of 15

MULTIPLY: general sequence of events

MN, MI

- 1) put multiplicand in C (and D insignificantly). (extend sign if MI)
- 2) put multiplier in B (via A)
- 3) iterate, clearing A and B0001 on the first clock of PH6
(double length product is formed in AB)
- 4) set CC2 if all bits in A* are $\neq B_0$
- 5) store A* in R (replaced by B later if R is odd)
- 6) store B in Rv1


MH

- 1) put multiplicand in C (and D insignificantly), upward-aligned, hence C1631 = 0.
- 2) put multiplier in B (via A) with 0's in B0815 (B1631 contains the 16 bit multiplier)
- 3) iterate, clearing A (and B0001) on the first clock of PH6
(single length product is formed in A)
- 4) store A* in Rv1

(note: The reference manual considers (R) to be the multiplicand, though the hardware uses (R) as the multiplier. Obviously the product is unaffected by this contradiction in nomenclature.)

* : will be A-D in certain cases where multiplier is negative.

Register organization during MULTIPLY iterations:



PRE3 RR → A, B → MC
 B → S → P (doesn't change P32)
 MB → C → D, S/SXA
 S/R31

PH3 A → S → B
 P32 → { right cycle D one byte
 kill D0815 → D1623

PH4 NP32 → 0's → D1631
 P32 → { right cycle D one byte
 kill D0815 → D1623
 0's → B0815, S/SXD, S/CXS

PH5 D → S → C (up-aligned HW)

PH6 1st clock (MC = 8)
 0's → S, SX/4 → A, B0001
 (also regular MIT functions)

PH6 2nd - 7th clocks (MC = 7-2)
 (regular MIT functions)

PH6 8th clock (MC = 1)
 B30 → B3031 (sign pad)
 (also regular MIT functions)

PH6 9th clock (MC = 0)
 S/RW
 (also regular MIT functions)

PH10 A-D → S } (f(ier sign and BC31
 or A → S } on previous clock)
 S → RWv1 (R31 is on)
 TESTS

MH : EHW x R1631 → Rv1

"FUMH"

PRE3 RRv1 → A, 16 → MC, R/cc2
 MW → { B → S → P
 MB → C → D, S/SXA
 MI → (leave C and D alone)

PRE4 sign pad C and D, S/SXA

PH3 A → S → B

PH6 1st clock (MC = 16)
 0's → S, SX/4 → A, B0001
 (also regular MIT functions)

PH6 2nd - 15th clocks (MC = 15-2)
 (regular MIT functions)

PH6 16th clock (MC = 1)
 B30 → B3031 (sign pad)
 (also regular MIT functions)

PH6 17th clock (MC = 0)
 S/RW
 (also regular MIT functions)

PH7 A-D → S } (f(ier sign and BC31
 or A → S } on previous clock)
 S → RW (m.s.w)
 S → A
 TESTS (including B), S/T8L
 NBO → S/SXA
 BO → S/SXNA

PH9 S/cc2 if S ≠ 0 ← (magnitude)
 S/RW, S/LR31, S/SXB


PH10 B → S → RWv1 (l.s.w)

MW : EW x Rv1 → R,Rv1
 MI : I_{se} x Rv1 → R,Rv1


"FAMULNH"

MULTIPLY

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	<u>Family signals:</u> FUMH (MH) FAMULNH (MW, MI) FAMUL (MH, MW, MI) FAMDS (MH, MW, MI, DW, DH, S, SF)	= 005.0L7 = 003.0L7 + 002.0L3 = FAMULNH + FUMH = FAMULNH + FUMH + ...	(EHW x R1631 → Rv1) (EW x (Rv1) → R, Rv1)
PRE3	B → S S → P if MW or MH RRv1 → A if NMH } multiplier RR → A if MH } MB → C → D if NMI } multiplicand (C, D unchanged if MI) } 16 → MC if NMH } set iter. ctr. 8 → MC if MH } set R reg. to Rv1 if MH S/A → S if NMI (for A → S → B in PH3) R/CCZ if NMH (for magnitude test) S/PH3 if NMI S/PRE4 if MI	SxB : S/SxB = PRE/12 PXS = FAMDS.PRE3.NANLZ.NFAIM AXRR : S/AXRR = PRE/12 LR31 : S/LR31 = PRE/12. (S/LR31/12) ← FAMULNH DXC = PREOPER.PRE3 S/MC3 = PRE3.FAMULNH. S/MC4 = PRE3.FUMH S/R31 = FUMH.PRE3 S/SXA = FAMUL.PRE/34 ← low if MI R/CCZ/1 = FAMDS.NFUMH.PRE3 BRPH3 = FAMDS.NBRPH5.NANLZ.PRE/34 BRPRE4 = PRE3.NANLZ.NPRE/34	(for product → Rv1 in PH10, and to render R (if even) unchanged if I/0)
PRE4	(entered only if MI) The IMMEDIATE OPERAND in C and D is sign padded in both C and D as per chart on "PREPARATION" S/A → S S/PH3	S/SXA = FAMUL.PRE/34 BRPH3 = FAMDS.NBRPH5.NANLZ.PRE/34	
PH3	A → S S → B NMW → S/PH6 MW → { Right-cycle D 1 byte } if P32 { 0's → D1623 } { S/PH4 }	(Preset in PRE3 or PRE4) BXS = FAMUL.PH3 BRPH6 = FAMULNH.PH3 DXDR8 = FUMH.PH3.P32 DXDR8/2 = DXDR8.NFUMH (NBR is high)	(partial up-align HW if initially in l.s. HW)
PH4	(entered only if MH) P32 → { Right-cycle D 1 byte } { 0's → D1623 } NP32 → 0's → D1631 0's → B0815 (clear B1415 for sign logic) S/D → S } (for D → S → C in PH5) S/CXS } (advance to PH5)	DXDR8 = FUMH.PH4.P32 DXDR8/2 = DXDR8.NFUMH DX/2 = DX/3 = FUMH.PH4 ← redun if P32 BX/1 = FUMH.PH4 S/SXD = FUMH.PH4 S/CXS = FUMH.PH4	(complete up-align HW if initially in l.s. HW) (HW initially in m.s. HW)

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH5	(entered, only if MH) D → S → C	(preset in PH4)	(up-aligned HW → C)
PH6	(ITERATION phase) (17 clocks CONTROL SIGNALS: MIT (handles direct logic) MIT/I (handles preset logic) REGISTER CONTROL - PRESET LOGIC: SUMMARY:  FROM ABOVE SUMMARY: enable D C → D 2C → D CO → DOO and DOOO S/A+D → S S/A-D → S S/A → S 1 → BC31 (holds until reset) 0 → BC31 (" " set) S30/I → B0 } (product bits) S31/I → B1 } B0029 → B0231 REGISTER CONTROL - DIRECT LOGIC: S000 → A0 S001 → A1 S0029 → A0231 S30 → FL1 } 2-bit extension S31 → FL2 } of A (for I/O) CONTROL FUNCTIONS - GENERAL: MC-1 → MC sustain PH6 until MC = 0	if MW or MI, 9 clocks if MH MIT = FAMUL, PH6 MIT/I = FAMUL, NI0EN, (PH6 + S/PH6/I0) C → D 2C → D S/A+D → S S/A-D → S S/A → S 1 → BC31 Bx/4 → B DX = MIT/I + DXC + ... DXC = MIT/I . (B31 ⊕ BC31) DXCLI = MIT/I . NDxC S/DOO = S/DOOO = CO . (DXC + DXCLI) S/SXAPD/I = MIT/I . N(S/SXAMD/I) . N(S/SXA/I) S/SXAMD/I = MIT/I . B30 . (B31 ⊕ BC31) S/SXA/I = MIT/I . (NB30 . NB31 . NBC31 + B30 . B31 . BC31) S/BC31 = (S/SXAMD/I) R/BC31 = MIT/I . NB30 + CLEAR S/B0 = BxBR2 . S30/I ← S30 . B0001E N/I + FL1 . (S/PH6/I0) S/B1 = BxBR2 . S31/I ← S31 . B0001E N/I + FL2 . (S/PH6/I0) BxBR2 = MIT/I = MIT AXSR2 = MIT S/FL1 = S30 . MIT; R/FL1 = (MIT + CLEAR) S/FL2 = S31 . MIT; R/FL2 = (" + ") MCD07 = MIT/I BRPH6 = FAMDS, PH6, NMCE, NBRPHIO, N FSHEX	(similar to "BCON" in Z7) (for benefit of 2C → D) (insig when S/A → S) (sign extension) (set-reset logic convenient for I/O interruptability) (adder extension; (A00 red. to A0))

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH6	<p>(Cont'd)</p> <p><u>ON THE FIRST CLOCK:</u> 0's → A, B0001</p> <p><u>ON THE NEXT TO FINAL CLOCK:</u> B30 → B3031 (B2B29 = 0 at this time, hence cannot interfere with the above)</p> <p><u>ON THE FINAL CLOCK:</u> MIT/I sets up the sign iteration logic, the result of which will be on S during the next clock. (will be S/A-D → S if (negative multiplier). (BC31 = 0); otherwise will be S/A → S) S/MRQ (for next instruction) S/MRQ/I = FAMDS.PH6.NBRPH6.NIOEN S/RW (insig if NMH, R odd) S/RW = MIT.MCZ (TESTS next clock) MH → S/PH10, S/DRQ BRPH10 = FUMH.PH6.MCZ, S/DRQ = BRPH10 NMH → advance to PH7 (NBR is high)</p> <p><u>I/O SERVICE CALL:</u> IOENG (enable entry) IOENG = FAMDS.PH6.NFPRR.NFSHEX.I inhibit S/PH6 if IOEN S/PH6 = BRPH6.NCLEAR.NIOEN</p> <p>When returning from I/O (at S/PH6/I0 time), the C → D function - normally performed by I0 logic - is inhibited to enable C → D or ZC → D to take place (MIT/I is raised by S/PH6/I0); also, 2 product bits (stored in FL1, 2) are put in B0,1 as B shifts right. inhibit C → D DXC = I0PH1.SW13.NBXBR2 ← low FL1 → B0 S/B0 = BXBR2. S30/I ← FL1. (S/PH6/I0) FL2 → B1 S/B1 = BXBR2. S31/I ← FL2. (S/PH6/I0)</p>	<p>(MC = 16 if MW, MI; MC = 8 if MH) (nothing has been preset → S)</p> <p>(MC = 1) S/B3031 = B30.MIT.(MC=1)</p> <p>(MC = 0)</p> <p>IOENG = FAMDS.PH6.NFPRR.NFSHEX.I S/PH6 = BRPH6.NCLEAR.NIOEN</p> <p>DXC = I0PH1.SW13.NBXBR2 ← low S/B0 = BXBR2. S30/I ← FL1. (S/PH6/I0) S/B1 = BXBR2. S31/I ← FL2. (S/PH6/I0)</p>	<p>(clear accumulator)</p> <p>(extend sign 2 bit posit.) due to BXBR2</p> <p>(excludes final 4 iter.)</p> <p>IOENG/I ← MC0005</p>
PH7	<p>(bypassed if MH)</p> <p>A → S or A-D → S S → RW (store $2^{63}-2^{32}$ of prod.) S → A } (for magnitude test) S/TBL NBO → S/A → S BO → S/NA → S</p> <p>TESTS (including B register) S/PH9</p>	<p>(preset in PH6)</p> <p>AXS = (FAMULNH.PH7) S/TBL = (") S/SXA = (").NBO S/SXNA = (").BO TESTS = (") TESTS/I = (") BRPH9 = (")</p>	<p>m.s.w. of product (NS0031 is slow (PH9))</p> <p>(CC3, CC4 control)</p>
PH9	<p>(bypassed if MH)</p> <p>S/CC2 if S ≠ 0 (i.e. if the top 33 product bits are not all the same)</p> <p>S/RW } (to store l.s.w. of prod.) S/LR31 S/B → S S/DRQ</p>	<p>S/CC2 = NS0031Z.(S/CC2/NZ) ← FAMULNH.PH9 (TB timing) S/RW = FAMDS.PH9 S/LR31 = FAMULNH.PH9 S/SXB = FAMULNH.PH9 S/DRQ/I = PH9</p>	
PH10	<p>NMH → { B → S S → RWv1 } (preset in PH9)</p> <p>MH → { A → S or A-D → S S → RWv1 TESTS } (preset in PH6) (RW preset in PH6, R31 set in PRE3) TESTS = FUMH.ENDE</p> <p>ENDE</p>	<p>ENDE = PH10.EXC</p>	<p>$2^{31}-2^0$ of product (replaces $2^{63}-2^{32}$ if R odd)</p> <p>entire product $2^{31}-2^0$ (CC3, CC4 control)</p>



"NFADIVH" (DW with even R) : $R, Rv1 \div EW \rightarrow Rv1$, remainder $\rightarrow R$ (sign matched to numerator)


DIVIDE : general sequence of events

- 1) Put $2x$ |numerator| in AB (2^0 bit being in B30 in all cases)
 - 2) Put denominator in D (down-aligned if DH) (i.e. 2^0 bit is in D31)
 - 3) iterate, left-shifting the |quotient| into B. (Indicate overflow if |quotient| $\geq 2^{31}$)
 - 4) store remainder in R if DW with even R (otherwise discard it)
 - 5) store quotient in Rv1 if DW or R if DH
- } don't store if overflow (CC2=1)

Differences in nomenclature :


Reference Manual : DIVIDEND \div DIVISOR

Hardware : NUMERATOR \div DENOMINATOR



"FADIVH" (DW with odd R) : $R \div EW \rightarrow R$, (discard remainder)
 or DH : $R \div EHW \rightarrow R$, (" ")


Register organization during DIVIDE iterations:



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
	<p>Family signals (FUDW.NR31): [DW with even R]</p> <p>FADIVH: [DW with odd R, or DH]</p> <p>FADIV [DW or DH]</p> <p>FAMDS [DW or DH or MI, MW, MH, S, SF]</p>	<p>= 003.0LG.NR31 operation: $R, Rv1 \div EW \rightarrow Rv1$, remainder $\rightarrow R$</p> <p>= 003.0LG.R31 + 005.0LG operation: $R \div EW$ or $EHW \rightarrow R$, (discard remainder)</p>	
PRE3	<p>B \rightarrow S S \rightarrow P</p> <p>RR \rightarrow A RR0 \rightarrow FL1 (store numerator sign) MB \rightarrow C \rightarrow D (denominator)</p> <p>32 \rightarrow MC R/CC2 (for overflow test and control)</p> <p>S/LR31 } if [DW with even R] S/AXRR }</p> <p>S/PH3 if DW S/PRE4 if DH</p>	<p>S_n = B_n.SXB, (S/SXB = PRE/12) PXS = FAMDS.PRES.NANLZ.NFAIM</p> <p>A_n = RR_n.AXRR, (S/AXRR = PRE/12) S/FL1 = PRE3.RR0 DXC = PREOPER.PRE3</p> <p>S/MC2 = FADIV.PRE3 R/CC2/1 = FAMDS.NFUMH.PRE3</p> <p>S/LR31 = (FUDW.NR31.PRE3) S/AXRR = (")</p> <p>BRPH3 = FAMDS.NBRPHS.NANLZ.PRE/34 BRPRE4 = PRE3.NANLZ.NPRE/34</p>	<p>for numer. l.s.w \rightarrow A</p> <p>PRE/34 high if DW</p>
PRE4	<p>(entered only if DH) The HALF WORD in C and D is down-aligned and sign-padded as per chart on "PREPARATION" S/PH3 when finished</p>	<p>BRPH3 = FAMDS.NBRPHS.NANLZ.PRE/34</p>	
PH3	<p>RRv1 \rightarrow A if [DW with even R] (A retains R if N["])</p> <p>NFL1 \Rightarrow S/A \rightarrow S } S/ A \rightarrow S FL1 \Rightarrow S/-A \rightarrow S }</p> <p>S/AXRR if [DW with even R]</p>	<p>(preset in PRE3)</p> <p>S/SXA = NFL1.(S/SX/FL1) \leftarrow FADIV.PH3 + FUDW.NR31.PH3 S/SXMA = FL1.(") \leftarrow (redun. - mech. conv.)</p> <p>S/AXRR = FUDW.NR31.PH3</p>	<p>(numer. l.s.w.)</p>
PH4	<p> A \rightarrow S S \rightarrow B (numer.)</p> <p>NFL1 \Rightarrow S/A \rightarrow S } if [DW { FL1 \Rightarrow S/NA + Carry \rightarrow S } with { don't set K31 if K00 = 0 } even R]</p> <p>RR \rightarrow A if [DW with even R] S/CC2 S/PH6</p>	<p>(preset in PH3) BXS = FADIV.PH4</p> <p>S/SXA = NFL1.(S/SX/FL1) \leftarrow FUDW.NR31.PH4 S/SXMA = FL1.(") \leftarrow</p> <p>{ N(S/K31/1) will be high if NK00, holding NK31 on (i.e. K31 off) N(") = N(K00.(S/K31/3) + (S/K31/2).(S/K31/3)), where (S/K31/3) is high and (S/K31/2) = N(FAMDS.PH4), hence is low, Therefore N(S/K31/1) reduces to NK00</p> <p>A_n = RR_n.AXRR S/CC2/1 = (FADIV.PH4) BRPH6 = (")</p>	<p>(l.s.w. if DW with even R)</p> <p>(m.s.w. of numer.)</p>


PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH6	(ITERATIONS PHASE) - 33 clocks		
	CONTROL SIGNALS: DIT/1 (handles preset logic)	DIT/1 = FADIV.NI0EN.(PH6 + (S/PH6/10)).N(FADIVH.MCZ)	
	CONTROL FUNCTIONS: MC-1 → MC sustain PH6 until MC=0 or until overflow detected.	MCDC7 = DIT/1 BRPH6 = FAMDS.PH6.NFSHEX.NMCZ.NBRPH10	(initially set to 32)
	REGISTER CONTROL, etc.:		
	S/A+D → S if CO = K00 S/A-D → S if CO ≠ K00 S0131 → A0030 } except on B0 → A31 } final clock B0131 → B0030 K00 → B31	S/SXAPD/1 = DIT/1.N(CO⊕K00) S/SXAMD/1 = DIT/1.(CO⊕K00) AXSL1 = FADIV.PH6.NMCZ S/A31 = AXSL1.A31EN/1 ← B0.FAMDS.PH6 BxB11 = FADIV.PH6 S/B31 = BxB11.B31EN/1 ← K00.FADIV	K00 means positive residue residue x 2 → AB quotient bit = 1
	ON THE 1st CLOCK:	(MC = 32, CC2 = 1) K00 = G0003 = FADIV.K00/1 ← CC2.MC2	(to cause S/A- D → S) 2 ⁶³ -2 ³² of numer.
	1 → K00 NA + Carry → S if [DW with even R] FL1 A → S if ["]NFL1 0's → S if N ["]	} preset in PH4	
	0's if N [DW with even R] S0131 → A0030, B0 → A31 B0131 → B0030 1 → B31 (insig)	} (see REGISTER CONTROL)	{ 2x numer. → AB (K00 is forced high)
	ON THE 2nd CLOCK:	(first iteration - for quotient 2 ³¹ bit)	(MC = 31)
	A- D → S, SX2 → A0030 Bx2 → A31, B0030 K00 → B31 (2 ³¹ quotient bit)	} (see REGISTER CONTROL)	(K00 means + residue)
	ON THE 3rd CLOCK:	(OVERFLOW TEST)	(MC = 30)
	B31 = 1 means OVERFLOW since B31 → { raise DIVOVER leave CC2 on S/PH10, S/MRQ, S/DRQ stop sustaining PH6	it indicates quotient ≥ 2 ³¹ DIVOVER = B31.(DIT.(MC=30)) ← FADIV.CC2.MC6.NMC7 (no reset active) BRPH10 = DIVOVER, S/MRQ/1 = FAMDS.PH6.NBRPH6.NI0EN, S/DRQ = BRPH6 = NBRPH10.FAMDS.PH6.NFSHEX.NMCZ BRPH10	
	NB31 → { R/CC2 (continue iterations)	R/CC2/2 = NB31.(DIT.(MC=30)) ← FADIV.CC2.MC6.NMC7 (quo. 2 ³⁰ → B31 This clock)	
	4th - 32nd CLOCKS: (iterations for quo. 2 ²⁹ -- 2 ¹)	→ B)	(MC = 29 Thru 1)

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH6	<p>(Cont'd)</p> <p><u>ON THE 33rd (Final) CLOCK:</u> inhibit $SX2 \rightarrow A$ enable $S \rightarrow A$ (B still shifts left with 2° quad s/MRQ (for next instruction) stop sustaining PH6</p> <p><u>N [DW with even R] \Rightarrow</u> inhibit $S/A \pm D \rightarrow S$ $S/PH9$</p> <p><u>[DW with even R] \Rightarrow</u> $S/A \pm D \rightarrow S$ advance to PH7</p> <p><u>I/O SERVICE CALL:</u> IOENG (enable entry) inhibit $S/PH6$ if IOEN DIT/1, used for preset logic, is inhibited by IOEN on exit and enabled by hence is one clock ahead of PH6 when PH6 is interrupted $B31 \rightarrow K00$ when $(S/PH6/IO)$</p>	<p>$AXSL1 = (FADIV.PH6), NMCZ$ $AXS = (\quad), MCZ$ bit $\rightarrow B31$ $S/MRQ/1 = FAMDS.PH6, NBRPH6, NIOEN$ $BRPH6 = NMCZ, FAMDS.PH6, NFSHEX, NBRPH10$</p> <p>(discard remainder) DIT/1 is qualified by $N(FADIVH.MCZ)$ $BRPH9 = FADIVH.MCZ$</p> <p>(save remainder) DIT/1 is still high NBR is high</p> <p>$IOENG = FAMDS.PH6, NFPRR, NFSHEX, NIOENG/1$ $S/PH6 = BRPH6, NCLR, NIOEN$ DIT/1, used for preset logic, is inhibited by IOEN on exit and enabled by $(S/PH6/IO)$ on return, hence is one clock ahead of PH6 when PH6 is interrupted $K00 = G0003 = FADIV.K00/1 \leftarrow B31, (S/PH6/IO)$</p>	<p>(MC = 0)</p> <p>(residue $X1 \rightarrow A$)</p> <p>(see REGISTER CONTROL)</p> <p>(exclude 1st 3 and final 4 iterations)</p> <p>$N(FADIV.CC2 + MC0005Z)$</p> <p>(For $S/A \pm D \rightarrow S$)</p>
PH7	<p>(entered if [DW with even R], no overflow)</p> <p>$A \pm D \rightarrow S$ $S \rightarrow A$ if A is neg.</p> <p>$NFL1 \Rightarrow S/A \rightarrow S$ $FL1 \Rightarrow S/-A \rightarrow S$ S/RW</p>	<p>(preset on last clock of PH6)</p> <p>$AXS = FUDW, NR31, PH7, NB31$ $S/SXA = NFL1, (S/SX/FL1) \leftarrow FADIV.PH7$ $S/SXMA = FL1, (\quad) \leftarrow FADIV.PH7$ $S/RW = FUDW, NR31, PH7$</p>	<p>(restored remainder)</p>
PH8	<p>(entered if [DW with even R], no overflow)</p> <p>$S \rightarrow RW$</p>	<p>(PRESET IN PH7)</p>	<p>remainder $\rightarrow R$ with polarity matched to original numerator.</p>
PH9	<p>$B \rightarrow S$ (Phase by-passed if overflow) $S \rightarrow A$ $S/A \rightarrow S$ if $+/-$ or $-/+$ $S/-A \rightarrow S$ if $+/-$ or $-/+$ S/RW $S/LR31$ if [DW with even R] S/DRQ</p>	<p>$SXB = (FADIV.PH9), NDIS$ $AXS = (\quad)$ $S/SXA = (\quad), N(FL1 \oplus DO)$ $S/SXMA = (\quad), N(S/SXA)$ $S/RW = FAMDS, PH9$ $S/LR31 = FUDW, NR31, PH9$ $S/DRQ/1 = PH9$</p>	<p> quotient </p>
PH10	<p><u>NO OVERFLOW (CC2 = 0) \Rightarrow</u> $\pm A \rightarrow S$ $S \rightarrow RW$ if [DW with even R] $S \rightarrow RW$ if N["] TESTS (CC3, CC4 control)</p> <p><u>OVERFLOW (CC2 = 1) \Rightarrow</u> (don't change SCRATCHPAD, CC3 or CC4) TRAP to X'43' if AM = 1</p> <p>ENDE</p>	<p>(entry from PH9)</p> <p>(preset in PH9)</p> <p>TESTS = FADIV, ENDE, NCC2</p> <p>(entry from PH6 in which RW is <u>not</u> set)</p> <p>$S/TRAP = ENDE, CC2, AM, 0$ $S/TR30 = S/TR31 = PH10, CC2, AM, 0$</p> <p>ENDE = PH10, EXC</p>	<p>quotient $\rightarrow Rv1$ " $\rightarrow R$</p> <p>$= FADIV + \dots$</p>



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
END of PREP (PRE3)	<p> $P25 \Rightarrow \begin{cases} 1 \rightarrow FL2 \text{ (store direction)} \\ NP2630 \rightarrow MC0105 \\ P31 \rightarrow FL3 \text{ (odd no. bits)} \end{cases}$ $NP25 \Rightarrow P2631 \rightarrow MC0005$ $B \rightarrow S$ $S \rightarrow P$ $RRv1 \rightarrow A$ (insig if short) $0's \rightarrow B$ (for short left shift) $S/A \rightarrow S$ (insig if short) $S/AXRR$ (for $RR \rightarrow A$) R/CCI (for parity check) R/CCZ (for overflow test) $S/PH5$ </p>	<p>Family signals:</p> <p> $FUS : S$ $FASH : S, SF$ $FAMDS : S, SF,$ MI, MW, MH, DW, DH </p> <p> $S/FL2 = PRE3.P25, (R/FL2 = CLEAR)$ $MCXNPL1 = FASH.PRE3.P25$ $S/FL3 = PRE3.P31$ $MCXPL2 = FASH.PRE3.NP25$ </p> <p> $S_n = B_n.SXB, (S/SXB = PRE/12)$ $PXS = FAMDS.PRE3.NANLZ.NFAIM$ </p> <p> $A_n = RR_n.AXRR, (S/AXRR = PRE/12)$ $BXZ = FAMDS.PRE3$ $S/SXA = FUS.PRE3$ $S/AXRR = FUS.PRE3$ </p> <p> $R/cci/1 = FASH.PRE3$ $R/ccz/1 = FAMDS.NFUMH.PRE3$ </p> <p> $BRPH5 = FUS.PRE3$ </p>	<p>$P25 = 1$ means right</p> <p> $\begin{cases} \text{even} \Rightarrow (2 P -4) \rightarrow MC \\ \text{odd} \Rightarrow (2 P -2) \rightarrow MC \\ 4 P \rightarrow MC \end{cases}$ </p> <p> $= (S/LR31/1) = 0U2.0L5$ $S/LR31 = PRE/12.(S/LR31/12)$ </p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH6	<p>(Cont'd)</p> <p>2) Even no. of bits: (FL3 is off right by 2's until MC has REGISTER CONTROL:</p> <p>S000 → A0 S00 → A1 S0029 → A0231 S30 → B0 } if long S31 → B1 } B0029 → B0231</p> <p>PHASE CONTROL, etc:</p> <p>MC-4 → MC (MC ≠ 0) ⇒ sustain PH6 (MC = 0) ⇒ { advance to PH7 s/MRQ (for next instr.) s/RW (to store A)</p> <p>MISC:</p> <p>sum bus extension:</p> <p>S000 = A30. S00 = A31.</p> <p>I/O SERVICE CALL:</p> <p>IOENG (enable entry) inhibit s/PH6 if IOEN " SFT " "</p>	<p>during first clock) Initially MC contains down-counted (by 4's) to zero)</p> <p>AXSR2 = SFT, FL2, NFL3, NFSHEX</p> <p>S/B0 = BXBR2, S30/1 ← S30, B0001EN/1 S/B1 = BXBR2, S31/1 ← S31, B0001EN/1 BXBR2 = SFT, FL2, NFL3, NFSHEX</p> <p>MCDC7 = SFT (FUS holds MC6 and MC7 = 0, hence down-count by 4's) BRPH6 = FAMDS, PH6, NMCZ, NFSHEX, NBRPH10 (NBR is high) s/MRQ/1 = FAMDS, PH6, NBRPH6, NIOEN s/RW = SFT, MCZ, FUS</p> <p>short cyclic long cyclic arithmetic</p> <p>(FUS, D22, ND23) + B30, (FUS, D22, D23) + A00 ← (A0, N(FUS, ND21)) (") + B31, (") + A00 ← (")</p> <p>(MC < 4) ↓</p> <p>IOENG = FAMDS, PH6, NFPRR, NFSHEX, IOENG/1 ← NMC0005Z s/PH6 = BRPH6, NCLEAR, NIOEN SFT = FASH, PH6, NIOEN</p>	<p>2 P -4. AB shifts</p> <p>(S000 described below) (S00 " ")</p> <p>(keep shifting)</p>
PH7	<p>A → S S → RW</p> <p>(note: S → RW does not take place if PH6 was skipped, but that is the case of shift zero positions, hence there would be no change in the contents of R.)</p> <p>S/LR31 s/RW if long } for B → S → RW s/B → S } if long</p> <p>S/DRQ S/PH10</p>	<p>S_n = A_n, AXRR RW_n = S_n, RW</p> <p>S/LR31 = (FUS, PH7) s/RW = ("), D23, NR31 ← inhibit s/SXB = FASH, PH7</p> <p>S/DRQ = BRPH10 BRPH10 = FUS, PH7</p>	<p>its store when R is odd, hence R will contain the M.S.W. in this case.</p>
PH10	<p>B → S, S → RW, 1 if long</p> <p>ENDE</p>	<p>(preset in PH7)</p> <p>ENDE = PH10, EXC</p>	



notes: FLI means negative number
 FL2 means shift right
 FL3 means result = 0 if on in PH9

SHIFT FLOATING (SF)


SHIFT FLOATING: general sequence of events

- 1) Put The absolute value of the number in AB
- 2) Shift The mantissa by The number of hexes specified unless early stop:
 LEFT: decrement exponent, stop if exponent underflow (S/CC2), or if mantissa = 0 or is > 16 (S/CC1).
 RIGHT: increment " " " " " overflow (S/CC2), " " " = 0.
- 3) Store The result (negated if originally negative). (Store true zero if mantissa = 0)

note: nomenclature differences:

	Reference manual	Hardware
	CHARACTERISTIC	- EXPONENT
	FRACTION	- MANTISSA

Register organization:



(exponent: counts up or down but does not shift)

(|mantissa|: shifts left by 1's or right by 2's. B will = 0 throughout a short shift)

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
END of PREP PRE3	<p> $P25 \Rightarrow \begin{cases} 1 \rightarrow FL2 \text{ (store direction)} \\ NP2631 \rightarrow MC0106, 1 \rightarrow MC7 \\ NP25 \Rightarrow P2631 \rightarrow MC0005 \end{cases}$ </p> <p> $B \rightarrow S$ $S \rightarrow P$ </p> <p> $RR \rightarrow A$ $RR0 \rightarrow FL1$ (store sign) $0's \rightarrow B$ (for short cases) </p> <p> short $\Rightarrow \begin{cases} S/A \rightarrow S \\ S/PH5 \end{cases}$ </p> <p> long $\Rightarrow \begin{cases} S/AXRR \\ S/LR31 \\ S/PH3 \end{cases}$ for $RRv1 \rightarrow A$ </p> <p> $R/CC1$ (for normalization test) $R/CC2$ (for exp. over/underflow test) </p>	<p>Family signals:</p> <p> $FUSF : SF$ $FASH : SF, S$ $FAMDS : SF, S,$ </p> <p> $S/FL2 = PRE3.P25; (R/FL2 = CLEAR)$ $MCXNPL1 = FASH.PRE3.P25$ $MCXPL2 = FASH.PRE3.NP25$ </p> <p> $S_n = B_n.SXB, (S/SXB = PRE/12)$ $PXS = FAMDS.PRE3.NANLZ.NFAIM$ </p> <p> $A_n = RR_n.AXRR, (S/AXRR = PRE/12)$ $S/FL1 = PRE3.RR0, (R/FL1 = CLEAR)$ $BXZ = FAMDS.PRE3$ </p> <p> $S/SXMA = (FUSF.PRE3.D23)$ $BRPH5 = (\quad)$ </p> <p> $S/AXRR = (FUSF.PRE3.D23)$ $S/LR31 = (\quad)$ $BRPH3 = FAMDS.PRE/34.NBRPH5.NANLZ$ </p> <p> $R/CC1 = FASH.PRE3$ $R/CC2 = FAMDS.NFUMH.PRE3$ </p>	<p>MI, MW, MH, DW, DH</p> <p>$P25 = 1$ means RIGHT $(2 P -1) \rightarrow MC$ $4 P \rightarrow MC$</p> <p>(replaced in PH3 if long)</p> <p>(for $A \rightarrow S \rightarrow A$ in PH5 in case A is neg.)</p>
PH3	<p>(entered if long only)</p> <p> $RRv1 \rightarrow A$ (l.s.w.) $NFL1 \Rightarrow S/A \rightarrow S$ $FL1 \Rightarrow S/A \rightarrow S$ $S/AXRR$ (for m.s.w) </p>	<p> $A_n = RR_n.AXRR$ $S/SXA = NFL1.(S/SX/FL1)$ $S/SXMA = FL1.(\quad)$ } FUSF.D23.PH3 $S/AXRR = FUSF.D23.PH3$ </p>	<p>(LR31 is high)</p> <p>($S/ A \rightarrow S$, (l.s.w.))</p>
PH4	<p>(entered if long only)</p> <p> $A \rightarrow S$ $S \rightarrow B$ (l.s.w.) $NFL1 \Rightarrow S/A \rightarrow S$ (insig.) $\begin{cases} FL1 \Rightarrow S/NA + Carry \rightarrow S \\ \text{don't set } K31 \text{ if } K00 = 0 \end{cases}$ </p> <p> $RR \rightarrow A$ (m.s.w) </p>	<p>(see PH3)</p> <p> $BXS = FUSF.D23.PH4$ $S/SXA = NFL1.(S/SX/FL1)$ $S/SXMA = FL1.(\quad)$ } FUSF.D23.PH4 $\begin{cases} N(S/K31/1) \text{ will be high if } NK00, \text{ holding } NK31 \text{ on (i.e. } K31 \text{ off)} \\ N(\quad) = N(K00.(S/K31/3) + (S/K31/2).(S/K31/3)) \\ \text{where } (S/K31/3) \text{ is high, and} \\ (S/K31/2) = N(FAMDS.PH4), \text{ hence is low,} \\ \text{Therefore } N(S/K31/1) \text{ reduces to } NK00 \end{cases}$ $A_n = RR_n.AXRR$ </p>	<p>($S/ A \rightarrow S$, (m.s.w))</p>
PH5	<p> $-A \rightarrow S$ if short $NA + Carry \rightarrow S$ if long and no. is neg. $S \rightarrow A$ if no. is neg. $S/A \rightarrow S$ $MC-1 \rightarrow MC$ if left shift shift count = 0 $\Rightarrow \begin{cases} S/PH7 \\ S/MRQ \text{ (for next instr.)} \end{cases}$ </p>	<p>(see PRE3)</p> <p>(see PH4)</p> <p> $AXS = FUSF.PH5.FL1$ $S/SXA = (FASH.PH5)$ $MCDC7 = (\quad).NFL2$ $BRPH7 = (\quad).NFL2.MCZ$ $S/MRQ/1 = (\quad).NFL2.MCZ$ </p>	<p>($A \rightarrow S$ if pos. no. - insig) (don't change A if pos. no.)</p> <p>($4 P -1 \rightarrow MC$) (NFL2 term needed for fixed point shift)</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PHG	(SHIFTING PHASE)		
	<u>CONTROL SIGNALS</u>		
	FUSF/1	FUSF/1 = FUSF.NIOEN.(PH6 + PH7)	(floating shift only)
	SFT	SFT = FASH.NIOEN.PHG	(any shift)
	FNORM (mantissa is normalized)	FNORM = (A8+A9+A10+A11).NFL2.MC6.MC7	(left only, on 1 mod.4 clocks)
	FL3 (mantissa = zero indicator)	S/FL3 = FUSF/1.S0B1S2.S1G3I2.B003I2	
	FSHEX (stop shifting)	FSHEX = FUSF.FNORM + FUSF.FL3 + FUSF.A0	(normalized on left shift) (mantissa = zero) (exponent has under/overflowed)
	<u>SUM BUS</u>		
	A → S0B3I	S/SXA = FASH.PH5 + SFT + FASH.(S/PHG/IO)	(preset) (sustain) (return from I/O service)
	(0's → S0007 - exponent field)	PRXAD/O and PRXAND/O are each inhibited by FUSF/1	
	<u>A REGISTER EXPONENT FIELD:</u>	A0007 are isolated from the rest of A by inhibiting the reset	
	enable (AX/O) by FUSF/1, also since S0007 are held = 0, no 1's can set A0007 via the shift paths. A0007 are under the control of AUC7 and ADC7 which count the exponent once for each hex shifted.		
	A0: if A0 becomes a 1 it signifies exponent overflow. It will be reset on the following clock by R/A0 = FUSF/1, after having performed its functions (i.e. FSHEX). It must be cleared before preparing the result for scratch-pad for compatibility with $\Sigma 7$.		
	<u>INITIAL REGISTER CONTENTS:</u>	The AB registers contain the absolute value of the floating point number (with B containing zeros in the short case). The illegal number "minus 1" will yield a result of true zero.	
	<u>LEFT SHIFT CASE:</u>	Initially MC contains $4 P -1$, where P is the number of hexes to be shifted. The mantissa in AB shifts left by 1's until the MC has down-counted to zero or until FSHEX stops the shift due to normalization, exponent underflow, or mantissa originally being zero.	
	<u>REGISTER control:</u>		
	S0B3I → A073I (S0007 = 0)	AXSLI = SFT.NFL2.NFSHEX	(FNORM prevents S8 → A7 by raising FSHEX)
	B0 → A3I	S/A3I = AXSLI.A3IEN/1 → B0.FAMDS.PHG	
	B0I3I → B0030, (0's → B3I)	BXB1I = SFT.NFL2.NFSHEX	
	A0007-1 → A0007	ADC7 = FUSF/1.NFL2.NMC6.NMC7	(on 0 mod.4 clocks)
	S/CCI if mantissa is normalized	S/CCI = FUSF/1.FNORM	(on 1 mod.4 clocks)
	<u>RIGHT SHIFT CASE:</u>	Initially MC contains $2 P -1$, where P is the number of hexes to be shifted. The mantissa in AB shifts right by 2's until the MC has down-counted to zero or until FSHEX stops the shift due to exponent overflow or mantissa originally being zero or being shifted off the end of AB if long or A if short.	
	<u>REGISTER control:</u>		
	S0B29 → A103I (0's → A0809)	AXSR2 = SFT.FL2.NFL3.NFSHEX	(NFL3 is for fixed point)
	S30 → B0	S/B0 = BXBR2.S30/1 → S30.B000IEN/1	FASH.D23
	S31 → B1 } if long	S/B1 = BXBR2.S31/1 → S31.B000IEN/1	
	B0029 → B023I	BXBR2 = SFT.FL2.NFL3.NFSHEX	(NFL3 is for fixed point)
	A0007+1 → A0007	AUC7 = FUSF/1.FL2.NMC7.NCC2	(on 0 mod.2 clocks)
			(prevents surplus count in PH7 in case where exp. overflow causes FSHEX)

FLOATING POINT BOX OPTION

Table of contents:

301 - 302	GENERAL INFO.
302 - 309	ADD/SUB
310 - 317	MULTIPLY
318 - 325	DIVIDE
326	FLOW CHART: CPU ↔ BOX
327	"FAFL PH4-5"
328 - 329	DISPLAY - BUS SYSTEM
330 - 331	ADDER MODULE - ADDER CONTROL
(332 - 399)	Reserved for additional info.)

σ decoding:

	$\overline{\sigma 2}$	$\sigma 2$
$\overline{\sigma 6} . \overline{\sigma 7}$	FSL IC	FSS 3C
$\overline{\sigma 6} . \sigma 7$	FAL ID	FAS 3D
$\sigma 6 . \overline{\sigma 7}$	FDL IE	FDS 3E
$\sigma 6 . \sigma 7$	FML IF	FMS 3F

FAFL = $\overline{\sigma 1} . \sigma 3 . \sigma 4 . \sigma 5$


Notes on documentation:

- 1) CPU and BOX activity are combined on the sequence charts. CPU functions are all printed on a slant.
- 2) The "General sequence of events" notes on pages 302, 310, and 318 are intended only to give an impression of what is to take place. They cannot be either complete or accurate in every detail without becoming too complicated to serve their intended purpose.

Misc.:

- 1) To simulate absence of box: Ground 12F01 (kills FPCON), ground 23P07 (raises NFOPTION). (pts. in CPU)

OVERALL BLOCK OF BOX:



Condition Code Settings for Floating-point Instructions

Condition Code 1 2 3 4	Meaning if no trap to location X'44' occurs	Meaning if trap to location X'44' occurs
0 0 0 0 0 0 0 1 0 0 1 0	$A \times 0, 0/A, \text{ or } -A + A$ ^① with FN=1 } normal results	* ^② * *
0 1 0 0 0 1 0 1 0 1 1 0	* ^② * *	divide by zero overflow, $N < 0$ } always trapped overflow, $N > 0$ }
③ 1 0 0 0 1 0 0 1 1 0 1 0	$-A + A$ ^① $N < 0$ } > 2 postnormal-izing shifts } FS=0, FN=0, and no underflow	$-A + A$ $N < 0$ } > 2 postnormal-izing shifts } FS=1, FN=0, and underflow with FZ=1
1 1 0 0 1 1 0 1 1 1 1 0	underflow with FZ=0 and no trap by FS=1 ^① * *	* underflow, $N < 0$ FZ=1 underflow, $N > 0$

① result set to true zero
② "*" indicates impossible configurations
③ applies to add and subtract only where FN=0

CONTROL FLAGS (in PSW):

FZ ("floating zero"):

when = 1 causes trap to X'44' if underflow
when = 0 causes ZEROS to be stored (except where significance trap concurs)

ADD/SUB control flags:

FN (called FNF in hardware):

when = 1 inhibits normalization of results
when = 0 allows normalization of results and setting of CC1 if top 3 hexes of |unnormalized result| = 0

FS (significance trap):



when = 1 causes trap to X'44' if FN=0 and top 3 hexes of |unnormalized result| = 0

ADD/SUB: General sequence of events:

- 1) Put augend (R) in A
- 2) Put addend (EW) in D
- 3) Put (augend exponent) - (addend exponent) in E
- 4) Hexadecimally right shift the mantissa with the smaller exponent by the difference in E
- 5) Put the larger of the two exponents in E
- 6) Add/Subtract, result goes to D
- 7) Scale |result| until normalized (unless = 0, or left shifting inhibited by FN = 1). $0 \leq |result| < 1$ is put in A
- 8) Assemble adjusted exponent (E) and mantissa (A) on S in proper polarity
- 9) Store S if not TRAP

303

ADD/SUB



ADD/SUB

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE3	<p>(will not be reached if NFOPTION and PRE2 was entered)</p> <p><u>CLOCK TIMING:</u> (TBL unless I/O service call, in which case FPCLN/2 rejects s/TBL</p> <p>RR → A MB → C → D (from even location) ↳ (address forced even by S31INH in earlier phase (see "PREPARATION"))</p> <p>I → P31 } if long (request s/MRQ } l.s.w. of addend)</p> <p>s/NA → S</p> <p>s/PHI if FOPTION (TRAP if NFOPTION)</p> <p>FPCON → box s/PHI (in box)</p>	<p>(S/AXRR = PRE/12) DXC = PRE/OPER, PRE3 ↳ (address forced even by S31INH in earlier phase (see "PREPARATION"))</p> <p>PUC31 = (FAFL, NO2, PRE3, NANLZ) s/MRQ/1 = (" ")</p> <p>s/sxNA = FAFL, PRE/34</p> <p>s/PHI = PRE/34, NBR</p> <p>FPCON = FAFL, PRE3 s/PHI = FPCON, NPH1 ↳ (prevent s/PHI</p>	<p>T5L clocks to box (initial turn-on (redun.)) (hold until I/OACT or PH10) (return from I/O)</p> <p>(augend - m.s.w.) (addend - m.s.w.)</p> <p>(P31 = 0) (inhibited if NFOPTION)</p> <p>} start the box on next clock)</p>
PH1 PH1	<p>NA → S NS → FP</p> <p>FP0 → S47 (→ S46) FP0831 → S4871 FP0007 → S0007 0's → S0831 S → A</p> <p>DO → FPCON FPCON ↔ MWN</p> <p>0's → B (for PH7, B) 0's → E (for PH3) 0's → F (for PH2)</p> <p>s/LR31 } if long s/AXRR } s/ND → S</p> <p>s/PH2 s/PH2</p>	<p>(preset in PRE3) FP_n = I, S_n, FPXS ← = NPH8, NDIS</p> <p>SXFP/U = S4607XFP = PH1, NFPDIS SXFP/4 = S4607XFP = PH1, NFPDIS (no enable hi) AXS = PH1</p> <p>FPCON = FAFL, PH1, DO s/MWN = FPCON, PH1; R/MWN = PH1</p> <p>BX = PH1 EX = PH1 FX = PH1</p> <p>s/LR31 = (FAFL, NO2, PH1) s/AXRR = (" ") s/sxND = FAFL, PH1</p> <p>s/PH2 = PH1, NBR s/PH2 = PH1</p>	<p>(R) → FP (augend mantissa - m.s.w.) (augend exponent)</p> <p>(store addend sign)</p> <p>(post-normalization ctr.) (exponent reg.) (augend exponent reg.)</p> <p>} (for augend - l.s.w.)</p>
PH2 PH2	<p>ND → S NS → FP</p> <p>FP0 → S47 → S46 FP0831 → S4871 FP0007 → S0007 0's → S0831 S → D</p> <p>NA0007 → F</p>	<p>(preset in PH1) FP_n = I, S_n, FPXS ← = NPH8, NDIS</p> <p>SXFP/U = S4607XFP = PH2, NFPDIS SXFP/4 = S4607XFP = PH2, NFPDIS (no enable hi) DXS = PH2</p> <p>FXNA = PH2, NO6</p>	<p>(EW) → FP (addend mantissa - m.s.w.) (addend exponent)</p> <p>(store augend exponent)</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 PH2 cont'd.	<p>PRESET FOR EXPONENT ARITH:</p> <p>NA0007 → A0007 if A0 = 1</p> <p>1 → AB</p> <p>1 → DB</p> <p>S/A + D → S } if addend is neg.</p> <p>S/A - D → S } if addend is pos.</p> <p>RRv1 → A</p> <p>S/DRQ (for EWv1) } if long</p> <p>S/NA → S</p> <p>S/PH3</p> <p>S/PH3</p>	<p>S/A1 = (PH2.A0).NA1, (similarly A2 - AB)</p> <p>AX/L = AXL' = (PH2.A0)</p> <p>S/AB = PH2.NMUL</p> <p>S/DB = PH2.MWN</p> <p>S/SXAPD = S/SXAPD/1 = PH2.MWN.NMUL</p> <p>S/SXAMD = N(S/SXAPD).S/SXAMD/2 ← = PH2</p> <p>(preset in PH1)</p> <p>S/DRQ/1 = FAFL.N02.PH2</p> <p>S/SXNA = FAFL.PH2</p> <p>S/PH3 = PH2.NBR</p> <p>S/PH3 = PH2</p>	<p>(un-invert augend exponent)</p> <p>(K7 control) →</p> <p>(for (Ae↑) + (De↓) + 1 → S)</p> <p>(for (Ae↑) + N(De↑) + 1 → S)</p> <p>K7 = G8 = 1</p> <p>(augend - l.s.w.)</p>
PH3 PH3	<p>(Ae↑) - (De↑) → S</p> <p>S → E</p> <p>NA → S</p> <p>NS → FP</p> <p>FP → A0031 if long</p> <p>0's → A0031 if short</p> <p>MBv1 → C → D if long</p> <p>S/ND → S</p> <p>S/PH4</p> <p>S/PH4</p>	<p>(preset in PH2)</p> <p>S/En = Sn . PH3</p> <p>(preset in PH2)</p> <p>FPn = I. Sn . FPXS ← = NPHB.NDIS</p> <p>AXFP = PH3.N02</p> <p>AX/L = AXL = PH3</p> <p>DXC = FAFL.N02.PH3</p> <p>S/SXND = FAFL.PH3</p> <p>S/PH4 = PH3.NBR</p> <p>S/PH4 = PH3</p>	<p>(unbiased exponent difference → E)</p> <p>((Rv1) → FP if long,</p> <p>(R) → FP if short-insig.)</p> <p>(augend - l.s.w.)</p> <p>(addend - l.s.w.)</p>
PH4 PH4	<p>ND → S</p> <p>NS → FP</p> <p>FP → S0031 if long</p> <p>0's → S0031 if short</p> <p>S → D0031</p> <p>Clear Condition Codes</p> <p>S/B → S</p> <p>S/PH5</p> <p>see separate chart: "FAFL.PH5-6"</p> <p>(PH4, PH4 continued on next page)</p>	<p>(preset in PH3)</p> <p>FPn = I. Sn . FPXS ← = NPHB.NDIS</p> <p>SXFP/A = SXFP/A = S0031XFP = PH4.N02.NFPDIS</p> <p>(no enable hi)</p> <p>DX/L = DXS/L = PH4</p> <p>R/CL = (FAFL.PH4)</p> <p>S/SXB = (")</p> <p>S/PH5 = PH4.NBR</p>	<p>((EWv1) → FP if long,</p> <p>(EW) → FP if short-insig.)</p> <p>(addend l.s.w.)</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH4 PH4 cont'd.	<p>EXISTING CONDITIONS:</p> <p>A contains (R), (Rv1)/0's B " 0's D " (EW), (De) in D0007 ((EWv1)/0's is being clocked into D0031) E " (Ae↑) - (De↑) F " N(Ae)</p> <p>IF E = 0 : ASPP ⇒</p> <p>S/A + D → S if add S/A - D → S if sub F - 64 → E if NFO NF - 64 → E if FO S/PH6 (add/sub phase)</p> <p>IF E > 0 : ALM ⇒</p> <p>S/ D → S</p> <p>S/SWI if MWN S/FPR if (sub ⊕ MWN)</p> <p>E - 1 → E S/A → D</p> <p>S/PH5 (alignment phase)</p> <p>IF E < 0 : ALR ⇒</p> <p>S/ A → S</p> <p>S/SWI if A47 S/FPR if A47</p> <p>E + 1 → E D0007 → F</p> <p>S/PH5 (alignment phase)</p>	<p>(mantissa of augend)</p> <p>ASPP = PH4.N06.E0003Z.E0407Z S/SXAPD = S/SXAPD/1 = ASPP.07.NSW S/SXAMD = N(S/SXAPD). S/SXAMD/2 EXFM64 = ASPP.NFO EXNFM64 = ASPP.FO S/PH6 = ASPP</p> <p>ALM = PH4.N06.NE0.NASPP { S/SXD = ND46. S/SXAVD S/SXMD = D46. S/SXAVD } ← PH4.ALM S/SWI = (S/SWI/1) = ALM.MWN S/FPR = ALM.N(07 ⊕ MWN)</p> <p>EDC7 = ALM S/SW2 = ALM.PH4.NPH7 ← (mech. conv.)</p> <p>S/PH5 = PH4.N06.NASPP</p> <p>ALR = PH4.N06.E0.NRTZ ← (R/RTZ = PHI) (EW) > (R) { S/SXA = NA47. S/SXAVA S/SXMA = A47. S/SXAVA } ← PH4.ALR S/SWI = ALR.A47 S/FPR = ALR.A47</p> <p>EUC7 = ALR FXD = ALR.PH4</p> <p>S/PH5 = PH4.N06.NASPP</p>	<p>This phase)</p> <p>← (R/SWI = NPH9) = ASPP } (uninverted, unbiased A exponent → E)</p> <p>(R) > (EW)</p> <p>(reversing sign of D oper.) (result of PH6 will be in reverse polarity) (down-count toward zero)</p> <p>(reversing sign of A oper.) (result of PH6 will be in reverse polarity) (up-count E toward zero) (larger exponent → F)</p>
PH5 or PH6 PH5	<p>(ALIGNMENT PHASE - entered only if E ≠ 0 in PH4)</p> <p>FIRST CLOCK ONLY:</p> <p>A → D } if E > 0 in PH4 D → S } A → S " E < 0 " " (inhibit S/RTZ if number → S</p> <p>ALL CLOCKS:</p> <p>SX 1/6 → A 0's → A0407 if short ← "GUARD DIGIT" logic permits right alignment into A0003</p>	<p>if E ≠ 0 in PH4)</p> <p>DXA = PH5.SW2 ← (repeater) } (preset in PH4) requires negation hence involves carry propagation)</p> <p>AXSR4 = AXSR4/1 = PH5.N06 S/A = S0.AXSR4 - A.N02 ← (long only) - (similarly A5, A6, A7) A0003</p>	<p>(larger operand → D)</p> <p>propagation)</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH5 or PH6 PH5 cont'd.	<p>ALL BUT FINAL CLOCK ((E≠0),NRT≠):</p> <p>E + 1 → E if E < 0 E - 1 → E if E > 0 sustain swi S/A → S (for Sx 1/16 → A) S/RT≠ if 4731 = 0 sustain PH5</p> <p>ON FINAL CLOCK ((E = 0) + RT≠):</p> <p>S/A + D → S if (add ⊕ SWI) S/A - D → S if (sub ⊕ SWI) F-64 → E if NFO NF-64 → E if FO R/RT≠ S/PH6</p>	<p>ALM = PH5.N06.NE0.NASPP ALR = PH5.N06.E0.NRT≠ NASPP = N(PH5.N06.(E0003≠.E0407≠ + RT≠) EUC7 = ALR EDC7 = ALM S/SWI/1 = ALM.MWN + ALR.SWI S/SxA = PH5.N06.NASPP S/RT≠ = PH5.SZU.SZL.NASPP.NSXADD S/PH5 = PH5.N06.NASPP</p> <p>ASPP = PH5.N06.(E0003≠.E0407≠ + RT≠)</p> <p>S/SXAPD = S/SXAPD/1 = ASPP.(N07.SWI + 07.Nswi) S/SXAMD = N(S/SXAPD).S/SXAMD/2 ← = ASPP EXFM64 = ASPP.NFO EXNFM64 = ASPP.F0 R/RT≠ = ASPP S/PH6 = ASPP</p>	<p>((E > 0).NRT≠) ((E < 0).NRT≠) N((E = 0) + RT≠)</p> <p>(R/SWI = NPH9)</p> <p>← NPRXNAND.NGXADD</p> <p>(uninverted, unbiased exponent of larger number.)</p>
PH5 or PH6 PH6	<p>(ADD/SUB PHASE)</p> <p>A ± D → S S → D</p> <p>S/A + D → S if NS46 S/A - D → S if S46 } S/ID1 → S 0's → A (for 0 ± D → S) S/PH7</p>	<p>(preset in PH4 or PH5 by ASPP)</p> <p>DXS = PH6.N06 S/SXAPD reduces to PH6.N06.N(PR46 ⊕ K46) S/SXAMD = N(S/SXAPD).S/SXAMD/2 ← = PH6.N06 AX = PH6.N06 S/PH7 = PH6.N06</p>	<p>(1-bit extension on left handles overflows) (special mech.)</p>
PH6 PH7	<p>(FIRST ADJUST SUM PHASE)</p> <p> D → S reverse FPR if D46</p> <p>(D46 ≠ D47) ⇒ Sx 1/16 → A E + 1 → E</p> <p>(D46 = D47).N(DSN + FNF) ⇒ Sx 1/6 → A E - 1 → E BX2 → B, 1 → B67</p> <p>(D46 = D47).(DSN + FNF) ⇒ S → A</p> <p>S/A → S S/PH8</p>	<p>(preset in PH6)</p> <p>S/FPR = (PH7.N06.D46).NFPR R/FPR = (")</p> <p>AXSR4/1 = PH7.N06.(D46 ⊕ D47) AXSR4 = AXSR4/1 EUC7 = AXSR4/1.NPH5</p> <p>AXSL4/1 = PH7.N06.NAXSR4/1.NDSN.N(FNF.N06) AXSL4 = AXSL4/1 EDC7 = AXSL4/1.N(PH5.DIV) BxBLI = AXSL4/1.N06, S/B67 = BxBLI.N06 (postnorm ctr.)</p> <p>AXS = PH7.N06.NAXSR4/1.NAXSL4/1</p> <p>S/SxA = PH7.N(S/PH7) + AXSL4/1.NFPRR S/PH8 = PH7.N(S/PH7)</p>	<p>(FPR could have been set in PH4)</p>
PH6 PH8	<p>(FINAL ADJUST SUM PHASE)</p> <p>(A contains the SUM in the range 0 ≤ S ≤ 1)</p> <p>CONTROL SIGNALS:</p> <p>ASN (A "Simple-Normalized")</p> <p>FPRR (Floating Point Result Ready)</p>	<p>high if A4751 ≠ all zeros (i.e. 1/16 ≤ S ≤ 1) or if FNF = 1 ASN = N(A47.A48.A49.A50.A51).N(NA47.A4851≠.N(FNF.N06))</p> <p>FPRR = PH8.NDIV.ASN + PH8.NDIV.NA5255≠ + PH8.RT≠.NPH5</p>	<p>(inhibit postnorm.) →</p> <p>(1/16 ≤ S ≤ 1 or FNF = 1) (ASN assured next clock) (S = 0 (end PH8 clock))</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH6 PH8 cont'd.	<p>RTZ (Result is zero)</p> <p>NASN ⇒ ((0 ≤ A < 1/16), (FNF=0))</p> <p>A → S</p> <p>SX16 → A</p> <p>E-1 → E</p> <p>BX2 → B, 1 → B67</p> <p>S/RTZ if S=0</p> <p>S/A → S } if (AS255=0).NRTZ sustain PH8</p> <p>← raise FPRR if (AS255 ≠ 0) + RTZ</p> <p>ASN.A47 ⇒ (A=1)</p> <p>A → S</p> <p>SX 1/16 → A</p> <p>E+1 → E</p> <p>← raise FPRR</p> <p>ASN.NA47 ⇒ ((1/16 ≤ A < 1) + (FNF=1))</p> <p>A → S</p> <p>S/RTZ if S=0 (FNF=1 case)</p> <p>← raise FPRR</p> <p>← FPRR ⇒ (Floating Point Result Ready)</p> <p>stop CLOCK → box if I/O service call has CPU: FPCLEN/1 = NFPRR + NIOEN.NICIN</p> <p>S/PH7</p> <p>S/MRQ (for next instruction)</p> <p>S/A → S if NFPR</p> <p>S/-A → S if FPR</p> <p>S/PH9</p>	<p>S/RTZ = PH8.SZU.SZL.NASPP.NSXADD → + PH8.SZU.02.N06 (needed for FNF=1 case where significance in guard digit only)</p> <p>AXSL4/1 = PH8.NDIV.NASN (preset in PH7 or PH8)</p> <p>AXSL4 = AXSL4/1</p> <p>EDC7 = AXSL4/1.N(PH5.DIV)</p> <p>BXBLI = AXSL4/1.N06, S/B67 = BXBLI.N06 (postnorm. ctr.) (see above)</p> <p>S/SXA = AXSL4/1.NFPRR</p> <p>S/PH8 = PH8.NFPRR</p> <p>FPRR = PH8.NAS255Z.NDIV + PH8.RTZ.NPH5</p> <p>(preset in PH7) (NOTE: S46 forced = 0, otherwise = A47)</p> <p>AXSR4 = AXSR4/1 ← = PH8.NDIV.A47</p> <p>EUC7 = NPH5.AXSR4/1 ←</p> <p>FPRR = PH8.NDIV.ASN</p> <p>(preset in PH7) (see above)</p> <p>FPRR = PH8.NDIV.ASN</p> <p>(don't shift registers)</p> <p>S/SXA = FPRR.NFPR</p> <p>S/SXMA = FPRR.FPR</p> <p>S/PH9 = FPRR</p>	<p>(S4731 = 0) (S4771 = 0) if short if (significance in guard digit only)</p> <p>BLI.N06 (postnorm. ctr.)</p> <p>(put result in proper polarity)</p>
PH7 PH9	<p>CONTROL SIGNALS USED IN PH9-10:</p> <p>FPRD</p> <p>TRAP</p> <p>FE0F</p> <p>FEUF</p> <p>A or -A → S</p> <p>S0031 → FP if not 2 0's → FP if (short FP → B</p> <p>S/B → S</p> <p>S/LR31</p> <p>S/RW if long and not trap case</p> <p>S/CC1 if exponent underflow or S/CC2 if exponent underflow or</p>	<p>FPRD = N02</p> <p>TRAP = FE0F + FEUF.N(FEUF.NFZ) = FEUF.FZ ((exp. underflow).FZ) + B65.N06.FS (significance trap)</p> <p>FE0F = NE0.E1.NRTZ (exp. overflow)</p> <p>FEUF = E0.NE1.NRTZ.N(B65.N06.FS.NFZ) (exp. underflow)</p> <p>(preset in PH8 by FPRR)</p> <p>FPXSL = PH9.NFPDIS.FPRD.NRTZ.N(FEUF.NFZ) or result zero or underflow and FZ=0)</p> <p>BXFP = FAFL.PH7</p> <p>S/BXS = FAFL.PH7</p> <p>S/LR31 = FAFL.PH7</p> <p>S/RN = S/RW/FP = PH9.FPRD.NTRAP</p> <p>if FN=0 and > 2 post-normalizing shifts required (includes RTZ).</p> <p>S/CC1 = S/CC1/FP = PH9.FEUF + PH9.N06.B65</p> <p>S/CC2 = S/CC2/FP = PH9.FEUF + PH9.FE0F</p>	<p>(result double length) (exp. overflow)</p> <p>FZ ((exp. underflow).FZ)</p> <p>(significance trap)</p> <p>(exp. overflow)</p> <p>(exp. underflow)</p> <p>(result -l.s.w.)</p>



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH7 PH9 cont'd.	<p>S/A → S if NFPR</p> <p>S/-A → S if FPR</p> <p>NE → E if FPR. (EO = E1) ↳ qualifier</p> <p>S/PH8</p> <p>S/PH10</p>	<p>S/SXA = PH9.NFPR</p> <p>S/SXMA = PH9.FPR</p> <p>EXNE = PH9.FPR.NTRAP.N(FEUF,NFZ)</p> <p>prevents interchanging FEUF and FE0F</p> <p>S/PH8 = PH7.NBR</p> <p>S/PH10 = PH9</p>	<p>(sustaining from PH8)</p> <p>(invert exp. when result neg.)</p>
PH8 PH10	<p>B → S</p> <p>S → RW, 1 if long and not trap</p> <p>S ≠ 0 ⇒ 1 → SWO (for TESTS)</p> <p>A or -A → S</p> <p>S47 → FP0</p> <p>(exp.) { NE1 → FP1 (+64 bias)</p> <p>E0207 → FP0207</p> <p>S4871 → FP0831</p> <p>FP → B</p> <p>S/B → S</p> <p>S/RW if not trap case</p> <p>S/DRQ</p> <p>S/PH10</p> <p>R/PH10 (no more box action)</p>	<p>(preset in PH7)</p> <p>S/SWO = NS0031Z. (S/SWO/NZ) ← = FAFL.N02.PH8</p> <p>(preset in PH9) ← { note: K71 is forced high in short "-A" case to assure proper truncation; K71 = G0003 = PH10.NFPRD.K31</p> <p>FPSXU = PH10.NFPDIS.NRTZ.N(FEUF,NFZ)</p> <p>(FPXS = NPH8.NDIS -- blocks S (=B) → FP)</p> <p>BXFP = FAFL.PH8</p> <p>S/SXB = FAFL.PH8</p> <p>S/RW = S/RW/FP = PH10.NTRAP</p> <p>S/DRQ = BRPH10 = FAFL.PH8</p> <p>S/PH10 = BRPH10 = FAFL.PH8</p> <p>(no set term hi)</p>	<p>(result - l.s.w.)</p> <p>(result m.s.w.)</p>
PH10	<p>B → S</p> <p>S → RN</p> <p>TESTS (CC3, CC4 control)</p> <p>(note: SWO = 1 causes S > 0 (ADD/SUB). (FN=1) case only, where</p> <p>Stop sustaining TBL</p> <p>TRAP to X'44' if RW is off</p> <p>ENDE</p>	<p>(preset in PH8)</p> <p>TESTS = FAFL.ENDE</p> <p>indication for double length zero test; This is needed for (ADD/SUB). (FN=1) case only, where result is +, exp. = -64, and significance in l.s.w. only.)</p> <p>S/TBL = FAFL.NIGACT.NPH10</p> <p>{ S/TRAP = (FAFL.ENDE.NRW)</p> <p>S/TR29 = (")</p> <p>ENDE = PH10.EXC</p>	<p>(result - m.s.w.)</p> <p>(NRW means TRAP in The box was hi last cl.)</p>

General sequence of events:

- 1) Put multiplier (R) in A, and backwards in B
- 2) Put multiplicand (EW) in D
- 3) Put exponent sum in E
- 4) Normalize (D) if necessary; early exit if = 0
- 5) " (A) " " " ; " " " = 0
(B doesn't change but ≥ 2 -bit iterations are deleted for each hex of A shift required)
- 6) Clear A
- 7) Iterate, producing $\frac{1}{2} \leq |prod.| \leq 1$ in AB
- 8) Normalize AB
- 9) Assemble adjusted exponent (E) and mantissa (A) on S in proper polarity
- 10) Store S if not TRAP

Load ier - m.s.w
(unconditional in PH1)


Load ier - l.s.w.
(only if long in PH3)



Loading the multiplier into B - backwards

310

Iterations (PH7):



S45 = PR46.K45, which red. to PR46.K46 + G46

Note that the B register is "played backwards"
(This enabled efficient use of the FT41 flip-flop module)

MUL

MUL

311

1. (R) → FP → S4607 → A4731, EW sign → MWN
FP0831 → B7148, 1's → F5, F7

2. (EW) → FP → S4607 → D4631, s/FPR if (MWN ⊕ A47)
A0007 → A0007 if A0, 1 → A0 (i.e. -128), 1 → D8 if MWN
s/A+D → s if MWN, s/A-D → s if MWN, (K7 will = 0)

3. (Rv1) → FP, FP → A0031 if long (0's → A0031 if short)
[1 → F4, FP0031 → B0748, B7148 → B3108] if long
S0007 → E (i.e. (Ae↑) + (De↑) - 128 → E)

4. (EWv1) → FP, FP → S0031 if long, S0031 → D0031
DSN.ASN → (s/0 → s), s/SW2 if FPR
DSN.ASN → s/|A| → s
DSN → s/D → s, s/SW2 (for A → D)

5. SW2 (first clock) ⇒ A → D, D → Sx16 → A, E-1 → E
s/A → s, s/RTZ if S4731 = 0
ASN (after first clock) ⇒ RTZ ⇒
A → Sx16 → A, E-1 → E, s/A → s RTZ ⇒ FPRR
(ASN.SW2) ⇒ s/|D| → s, s/SW2 (for A → D)

6. (ASN + DSN) ⇒ Sx16 → A, E-1 → E, F-1 → F RTZ ⇒
s/A → s, A → D if SW2, s/RTZ if (S4731 = 0). SXADD RTZ ⇒ FPRR
(ASN.DSN) ⇒ (s → A - insig), (s/0 → s), A → D if SW2
s/SW2 if FPR

7. FO ⇒ MIT functions (0 → s on 1st clock)
FO.SWO ⇒ " " (sign info)
FO.SWO ⇒ s → A, s/A → s

8. ASN ⇒ A → Sx16 → A, E-1 → E
ASN.A47 ⇒ A → Sx1/6 → A, E+1 → E
ASN.A47 ⇒ (don't change A or E)
all cases: FPRR ⇒ s/±A → s f(FPR), s/CPU-PH7

9. S0031 → FP if (RTZ + FEUF.FE). FPRD, FP → CPU-B reg.
sustain PRX's
s/CPU-RW if FPRD.NTRAP
s/CPU-CCI, CCR f(E), E → E if FPR

10. S47 → FPO, E1 → FPI, E0207 → FP0207, S4871 → FP0831
(FP's enabled if (RTZ + FEUF.FE), FP → CPU-B reg.
s/CPU-RW if NTRAP

MUL

MUL

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE3	(will not be reached if NFOPTION and PRE2 was entered) CLOCK TIMING: (TBL unless I/O service call, in which case FPCLN/2 rejects TSL clocks to box) S/TBL RR → A MB → C → D (from even location) ↳ (address forced even by S3INH in earlier phase (see "PREPARATION")) I → P31 } if long (request S/MRQ } l.s.w. of icand) S/NA → S S/PHI if FBOPTION (TRAP if NFOPTION) FPCON → box S/PHI (in box)	(S/AXRR = PRE/12) DXC = PREOPER.PRE3 PUC31 = (FAFL.N02.PRE3.NANLE) S/MRQ/I = (") S/SXNA = FAFL.PRE/34 S/PHI = PRE/34.NBR FPCON = FAFL.PRE3 S/PHI = FPCON.NPHI ↑ (prevents S/PHI on next clock)	(ier - m.s.w.) (icand - m.s.w.) (P31 = 0) (inhibited if NFOPTION) } start the box
PHI PHI	NA → S NS → FP FP0 → S47 (→ S46) FP0831 → S4871 FP0007 → S0007 0's → S0831 S → A FP3108 → B4871 0's → B0031 0's → E (for PH3) S → F (enable F) 0 → SWO DO → FPCON FPCON → MWN S/LR31 } if long S/AXRR } S/ND → S S/PH2 S/PH2	(preset in PRE3) FP _n = I.S _n .FPXS ← = NPH8.NDIS SXFP/U = S4607XFP = PHI.NFPDIS SXFP/A = S4607XFP = PHI.NFPDIS (no enable hi) AXS = PHI BXFP/U = BXFPU = PHI.MUL BX = PHI EX = PHI S/FS = S/F7 = BXFP/U = BXFPU = PHI.MUL FX = PHI R/SWO = BX = PHI FPCON = FAFL.PHI.DO S/MWN = FPCON.PHI; R/MWN = PHI S/LR31/I = (FAFL.N02.PHI) S/AXRR = (") S/SXND = FAFL.PHI S/PH2 = PHI.NBR S/PH2 = PHI	(R) → FP (ier mantissa - m.s.w.) (ier exponent) (ier mantissa m.s.w. → B, backwards) (exponent reg.) } (iterations ctr.) (store icand sign) } (for ier l.s.w.)
PH2 PH2	I → FPR if operand signs ≠	S/FPR = PH2.06. (MWN ⊕ A47); R/FPR = PHI	

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 PH2 cont'd	<p>ND → S NS → FP FPO → S47 → S46 FP0831 → S4871 FPC007 → S0007 0's → S0831 S → D</p> <p><u>PRESET FOR EXPONENT ARITH:</u></p> <p>NAD007 → A0007 if A0=1 1 → A0 S/A+D → S if icand is pos. S/A-D → S } if icand is neg. 1 → DB</p> <p>RRv1 → A S/DRQ (for EWv1) } if long S/NA → S</p> <p>S/PH3 S/PH3</p>	<p>(preset in PH1) FP_n = I. S_n. FPXS ← = NPHB.NDIS</p> <p>SXFP/U = S4607XFP = PH2.NFPDIS SXFP/4 = S4607XFP = PH2.NFPDIS (no enable hi) DXS = PH2</p> <p>{ S/A1 = (PH2.A0).NA1, (similarly A2-A8) AX/L = AXL = (PH2.A0) S/A0 = PH2.MUL S/SXAPD = S/SXAPD/1 = PH2.NMWN.MUL S/SXAMD = N(S/SXAPD).S/SXAMD/2 ← = PH2 S/DB = PH2.MWN</p> <p>(preset in PH1) S/DRQ/1 = FAFL.N02.PH2 S/SXNA = FAFL.PH2</p> <p>S/PH3 = PH2.NBR S/PH3 = PH2</p>	<p>(EW) → FP (icand mantissa - m.s.w.) (icand exponent)</p> <p>(un-invert ier exponent) (minus 128) → (for (Ae↑) + (De↑) + 0 - 128 → S) (for (Ae↑) + N(De↑) + 0 - 128 → S)</p> <p>K7 = 0 since PRB = GB = 0 (ier - /s.w.)</p>
PH3 PH3	<p>(Ae↑) + (De↑) - 128 → S S → E</p> <p>NA → S NS → FP FP → A0031 if long 0' → A0031 if short</p> <p>B4871 → B0831 FP0700 → B0007 FP3108 → B4871 1 → F4 } if long</p> <p>MBv1 → C → D if long S/ND → S</p> <p>S/PH4 S/PH4</p>	<p>(preset in PH2) S/E_n = S_n.PH3</p> <p>(preset in PH2) FP_n = I. S_n. FPXS = NPHB.NDIS</p> <p>AXFP = PH3.N02 AX/L = AXL = PH3</p> <p>BXFP/L BXFP/L BXFP/U } = BXFP = PH3.N02.MUL S/F4 = BXFP/L</p> <p>DXC = FAFL.N02.PH3 S/SXND = FAFL.PH3</p> <p>S/PH4 = PH3.NBR S/PH4 = PH3</p>	<p>(unbiased exponent sum → E) ((Rv1) → FP if long, (R) → FP if short-insig.)</p> <p>(ier - l.s.w.)</p> <p>(double-length ier → B, backwards) (change F from 5 to 13)</p> <p>(icand - l.s.w.)</p>
PH4 PH4	<p>ND → S NS → FP FP → S0031 if long 0's → S0031 if short S → D0031</p> <p>Clear Condition Codes S/B → S</p> <p>S/PH5 see separate chart: "FAFL PH5-6"</p>	<p>(preset in PH3) FP_n = I. S_n. FPXS = NPHB.NDIS</p> <p>SXFP/4 = SXFP/A = S0031XFP = PH4.N02.NFPDIS (no enable hi) DX/L = DXS/L = PH4</p> <p>R/CC = FAFL.PH4 S/SXB = FAFL.PH4</p> <p>S/PH5 = PH4.NBR</p>	<p>((EWv1) → FP if long, (EW) → FP if short-insig.)</p> <p>(icand - l.s.w.)</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH4 PH4	<p>EXISTING CONDITIONS:</p> <p>A contains (R), (Rv1)/0's B7148 " (R), (Rv1) if long B3148 " (R) if short D " (EW), (De) in D0007 E " (Ae1) + (De1) - 128 F " 5 if short, 13 if long</p> <p>$\frac{DSN.ASN}{S/PH7}$ S/SW2 if +x- or -x+</p> <p>$\frac{DSN.NASN}{S/ A \rightarrow S}$ S/PH6</p> <p>$\frac{NDSN}{S/D \rightarrow S}$ S/A \rightarrow D S/PH5</p>	<p>(mantissa of multiplier) (mantissa of multiplier (without sign bit), with least significant bit in B48. Reverse-loading of B is for mech. conv.) ((EWv1)/0's is being clocked into D0031 this phase.) (tentative product exponent (unbiased)) (number of hexes - minus one - in multiplier)</p> <p>S/PH7 = PH4.MUL.06.DSN.ASN S/SW2 = (S/PH7).NPH7.MUL.FPR</p> <p>$\left\{ \begin{array}{l} S/SXA = NA47.SXAVA \leftarrow \\ S/SXMA = A47.SXAVA \leftarrow \end{array} \right\} = PH4.06.DSN.N(S/PH7)$ S/PH6 = PH4.06.DSN.N(S/PH7)</p> <p>S/SXD = PH4.06.NDSN S/SW2 = S/SW2/1 = PH4.06.NDSN S/PH5 = PH4.06.NDSN</p>	<p>(multiplier carry ff.)</p>
PH5 or PH6 PH5	<p>(entered only if multiplicand requires prenormalization) $(SW2 + NASN) \Rightarrow N(S/PH6) \Rightarrow$ A \rightarrow D (first clock only) D \rightarrow S (") A \rightarrow S (after first clock) SX16 \rightarrow A E-1 \rightarrow E $\left\{ \begin{array}{l} S/RTZ \text{ if } s=0 \text{ (on first clock)} \\ RTZ \Rightarrow \left\{ \begin{array}{l} \text{raise FPRR} \\ S/PH9, \text{ etc.} \end{array} \right. \text{ (see FPRR functions at end of PH8)} \\ NRTZ \Rightarrow \text{sustain PH5} \end{array} \right.$</p> <p>$\frac{(NSW2.ASN)}{S/ D \rightarrow S}$ (multiplicand is "simple-normalized" - 2nd clock or later) S/A \rightarrow D S/PH6</p>	<p>(prenormalization) N(S/PH6) = N(PH5.06.ASN.NSW2) DXA = PH5.SW2 \leftarrow (repeater, set in PH4) (save multiplier) (preset in PH4) $\left\{ \begin{array}{l} S/SXA = NFPRR.AXSL4/1 \leftarrow \\ AXSL4 = AXSL4/1 \leftarrow \end{array} \right\} = PH5.06.N(S/PH6)$ EDC7 = N(PH5.DIV).AXSL4/1 \leftarrow = PH5.06.N(S/PH6) S/RTZ = PH5.SZU.SZL.NASPP.NSXADD FPRR = PH5.06.RTZ S/PH5 = PH5.06.N(S/PH6).NRTZ</p> <p>$\left\{ \begin{array}{l} S/SXD = ND46.SXAVD \leftarrow \\ S/SXMD = D46.SXAVD \leftarrow \end{array} \right\} = PH5.06.ASN.NSW2$ S/SW2 = S/SW2/1 \leftarrow S/PH6 = \leftarrow</p>	<p>(multiplicand = 0 \therefore product = 0; store zero result)</p>
PH5 or PH6 PH6	<p>(entered from PH5 or conditionally ON THE FIRST CLOCK: $\left. \begin{array}{l} A \rightarrow S \text{ if entry from PH4} \\ D \rightarrow S \\ A \rightarrow D \end{array} \right\} \text{ " " " PH5}$</p> <p>$\frac{(NASN + NDSN)}{S/A \rightarrow S}$ (for clocks after first) SX16 \rightarrow A E-1 \rightarrow E F-1 \rightarrow F \leftarrow (to delete 2 2-bit iterations per hex of normalization required)</p>	<p>From PH4) (preset logic) DXA = PH6.SW2 (return "simple-normalized" multiplicand \rightarrow D)</p> <p>N(S/PH7) = N(PH6.06.ASN.DSN) (multiplier not "simple-norm'd.") $\left\{ \begin{array}{l} S/SXA = NFPRR.AXSL4/1 \leftarrow \\ AXSL4 = AXSL4/1 \leftarrow \end{array} \right\} = PH6.06.N(S/PH7)$ EDC7 = N(PH5.DIV).AXSL4/1 \leftarrow FDC7 = PH6.MUL.N(S/PH7)</p>	<p> multiplier \rightarrow s</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS																																								
PH5 or PH6 cont'd	$\left\{ \begin{array}{l} S/RTZ \text{ if } S=0 \text{ (on first clock)} \\ RTZ \Rightarrow \left\{ \begin{array}{l} \text{raise FPRR} \\ S/PH9, \text{ etc. - (see FPRR functions at end of PH8)} \end{array} \right. \\ NRTZ \Rightarrow \text{sustain PH6} \end{array} \right.$ <p>(ASN.DSN) \Rightarrow (multiplicand is "simple normalized" and iterations count has been adjusted for un-normalized multiplier)</p> <p>S \rightarrow A (insig, needed for DIV.) S/PH7 I \rightarrow SW2 if +x- or -x+</p>	$\begin{aligned} S/RTZ &= PH6.SZU.SZL.NASPP.NSXADD \\ FPRR &= PH6.RTZ.NPH5 \\ S/PH6 &= PH6.06.N(S/PH7).NRTZ \\ AX5 &= PH6.06.ASN.DSN \\ S/PH7 &= PH6.06.ASN.DSN \\ S/SW2 &= (S/PH7).NPH7.MUL.FPR \end{aligned}$	<p>(multiplier = 0 \therefore product = 0; store zero result)</p> <p>(multiplier carry f.f.)</p>																																								
PH5 or PH6 PH7	<p>(ITERATIONS PHASE) (entered from PH4 or PH6)</p> <p>SUMMARY OF REGISTER CONTROL:</p> <table border="1"> <tr> <td>SW</td> <td>weight</td> <td>implementation of weight</td> <td></td> </tr> <tr> <td>M1 M2</td> <td></td> <td></td> <td></td> </tr> <tr> <td>0 0 0</td> <td>0</td> <td>0</td> <td></td> </tr> <tr> <td>0 0 1</td> <td>1</td> <td>1</td> <td></td> </tr> <tr> <td>0 1 0</td> <td>1</td> <td>1</td> <td></td> </tr> <tr> <td>0 1 1</td> <td>2</td> <td>2</td> <td></td> </tr> <tr> <td>1 0 0</td> <td>2</td> <td>2</td> <td></td> </tr> <tr> <td>1 0 1</td> <td>3</td> <td>-1</td> <td>+4</td> </tr> <tr> <td>1 1 0</td> <td>3</td> <td>-1</td> <td>+4</td> </tr> <tr> <td>1 1 1</td> <td>4</td> <td>0</td> <td>+4</td> </tr> </table> <p>CONTROL SIGNALS:</p> <p>MIT (high except final clock) M1 } (multiplier: M2 } B if +x+ or -x- SW2 } NB+1 if +x- or -x+) SW1 (on when D contains multiplicand x 2) SW0 (high on even numbered clocks)</p> <p>REGISTER CONTROL:</p> <p>DX2 \rightarrow D (multiplicand x2 \rightarrow D) DX 1/2 \rightarrow D (" x1 \rightarrow D)</p> <p>S/A+D \rightarrow S } (S=0 on first S/A-D \rightarrow S } clock, hence S/A \rightarrow S } A clears)</p> <p>"S45" \rightarrow A47 S4629 \rightarrow A4831 S3031 \rightarrow B3130 B3146 \rightarrow B2948</p> <p>CONTROL FUNCTIONS - GENERAL:</p> <p>F-1 \rightarrow F on even numbered clocks sustain PH7 until final clock</p>	SW	weight	implementation of weight		M1 M2				0 0 0	0	0		0 0 1	1	1		0 1 0	1	1		0 1 1	2	2		1 0 0	2	2		1 0 1	3	-1	+4	1 1 0	3	-1	+4	1 1 1	4	0	+4	$\begin{array}{l} I \rightarrow SW1 \\ DX2 \rightarrow D \text{ if } NSW1 \\ DX/2 \rightarrow D \text{ if } SW1 \\ S/A+D \rightarrow S \\ S/A-D \rightarrow S \\ S/A \rightarrow S \\ I \rightarrow SW2 \\ BXBL2 \end{array}$	<p>PH7 duration:</p> <p>short : 14 clocks * long : 30 clocks * * : subtract 2 clocks for each hex of ier prenormalization</p> <p>(high on final 2 clocks) \downarrow (hi on first clock if FPR)</p> <p>MIT = PH7.MUL.N(FO.SW0) M1 = B49.(NFI.NFPR) + NB49.(NFI.FPR) + (MWN.FI) M2 = B48.(") + NB48.(") + (") S/SW2 = MIT.MUL.M1.N(S/SXAPD/1) S/SW1 = MIT.N(MIT.(M2\oplusSW2)) S/SW0 = NSW0.BXBL2 \leftarrow MIT, R/SW0 = BX</p> <p>DXDL1 = MIT.N(MIT.(M2\oplusSW2)), NSW1 DXDR1 = (MIT.(M2\oplusSW2)).SW1</p> <p>S/SXAPD = S/SXAPD/1 = MIT.N(S/SXAMD/1).N(S/SXA) S/SXAMD = S/SXAMD/1 = (MIT.(M2\oplusSW2)).M1 S/SXA = MIT.(NMI.NM2.NSW2 + M1.M2.SW2)</p> <p>S/A47 = S/A47/2 = (G46 + PR46.NK46), BXBL2 \leftarrow MIT AXSR2 = MIT S/B31 = S30.BXBL2, S/B30 = S31.BXBL2 } (B register is played backwards) BXBL2 = MIT (supplies multiplier bits)</p> <p>FDC7 = MIT.SW0 S/PH7 = MIT</p>
SW	weight	implementation of weight																																									
M1 M2																																											
0 0 0	0	0																																									
0 0 1	1	1																																									
0 1 0	1	1																																									
0 1 1	2	2																																									
1 0 0	2	2																																									
1 0 1	3	-1	+4																																								
1 1 0	3	-1	+4																																								
1 1 1	4	0	+4																																								

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH5 or PH6 PH7 cont'd	ON THE FINAL CLOCK : S → A (sign iteration) S/A → S S/PH8	((F = -1).(Swo = 1)) AXS = PH7.N(S/PH7).MUL S/SXA = PH7.N(S/PH7) S/PH8 = PH7.N(S/PH7)	
PH6 PH8	(ADJUST PRODUCT PHASE) NASN ⇒ (1/256 ≤ A < 1/16) A → S SX16 → A B3128 → A2831 E-1 → E ASN.A47 ⇒ (A = 1) A → S SX 1/16 → A E+1 → E ASN.NA47 ⇒ (1/16 ≤ A < 1) (nothing is changed) FPRR ⇒ (Floating Point Result Ready) raise FPRR { (Prod. ≠ 0) (ier = 0) (icand = 0)	(1/256 ≤ product ≤ 1) AXSL4/1 = PH8.NDIV.NASN (preset in PH7) AXSL4 = AXSL4/1 S/A28 = B31.A2831XB ← PH8.MUL.NASN. (similarly, A29,A30,A31) EDC7 = AXSL4/1.N(PH5.DIV) AXSR4/1 = PH8.NDIV.A47 (preset in PH7) AXSR4 = AXSR4/1 (note: s46 is inhibited by PH8 to prevent setting A50) EUC7 = AXSR4/1.NPH5	
	stop CLOCK → box if I/O service call has CPU: FPCLEN/1 = NFPRR + NIOEN.NIOIN S/PH7 S/MRQ (for next instruction) S/A → S if ++ or -- S/-A → S if +- or -+ S/PH9	FPRR = PH8.NDIV.(ASN + NAS255Z) + PH5.06.RTZ + PH6.RTZ.NPH5 FPCLEN/1 = NFPRR + NIOEN.NIOIN S/PH7 = PH6.NBR ← NBRPH6 = N(FAFL.PH6.NFPRR) S/MRQ/1 = FAFL.PH6.NBRPH6.NIOEN S/SXA = FPRR.NFPR S/SXMA = FPRR.FPR S/PH9 = FPRR	(all cases in PH8) (2nd clock of PH5) (2nd clock of PH6) } (put result in proper polarity)
PH7 PH9	CONTROL SIGNALS USED IN PH9-10: FPRD (result double length) TRAP FE0F FEUF A or -A → S 50031 → FP if not 0's → FP if (short and R is odd or result = 0 or underflow and Fz = 0) FP → B S/B → S S/LR31 S/RW if (long or R is even). not trap S/CC1 if exponent underflow S/CC2 if exponent underflow or overflow	FPRD = N0Z + MUL.NR31 TRAP = FE0F + FEUF.N(FEUF.NFZ) = FEUF.FZ FE0F = NEO.E1.NRTZ FEUF = EO.NE1.NRTZ.N(B65.N06.FS.NFZ); (exp. underflow) (preset in PH5, 6, or 8 by FPRR) FPXSL = PH9.NFPDIS.FPRD.NRTZ.N(FEUF.NFZ) and R is odd or result = 0 or underflow and Fz = 0) BXFP = FAFL.PH7 S/BX5 = FAFL.PH7 S/LR31 = FAFL.PH7 S/RW = S/RW/FP = PH9.FPRD.NTRAP S/CC1 = S/CC1/FP = PH9.FEUF S/CC2 = S/CC2/FP = PH9.FEUF + PH9.FE0F	(long) (even R address) (exp. overflow) (exp. underflow). (FZ = 1) (exp. overflow) } (result - 1, s.w.)


PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH7 PH9 cont'd.	<p>S/A → S if NFPR</p> <p>S/-A → S if FPR</p> <p>NE → E if FPR. (EO = EI) ↳ qualifier</p> <p>S/PH8</p> <p>S/PH10</p>	<p>S/SXA = PH9.NFPR</p> <p>S/SXMA = PH9.FPR</p> <p>EXNE = PH9.FPR.NTRAP.N(FEUF.NFZ)</p> <p>prevents interchanging FEUF and FE0F</p> <p>S/PH8 = PH7.NBR</p> <p>S/PH10 = PH9</p>	<p>(sustaining from PH8)</p> <p>(invert exp. when result neg.)</p>
PH8 PH10	<p>B → S</p> <p>S → RW, 1 if long and not trap</p> <p>S ≠ 0 ⇒ 1 → SW0 (for TESTS)</p> <p>A or -A → S</p> <p>S47 → FP0</p> <p>(exp.) { NE1 → FP1 (+64 bias)</p> <p>{ E0207 → FP0207</p> <p>S4871 → FP0831</p> <p>FP → B</p> <p>S/B → S</p> <p>S/RW if not trap case</p> <p>S/DRQ</p> <p>S/PH10</p> <p>R/PH10 (no more box action)</p>	<p>(preset in PH7)</p> <p>S/SW0 = NS0031Z. (S/SW0/NZ) ← = FAFL.N02.PH8</p> <p>(preset in PH9) ← { note: K71 is forced high in short "-A" case to assure proper truncation; K71 = G0003 = PH10.NFPRD.K31</p> <p>FPSXU = PH10.NFPDIS.NRTZ.N(FEUF.NFZ)</p> <p>(FPXS = NPH8.NDIS -- blocks S (=B) → FP)</p> <p>BXFP = FAFL.PH8</p> <p>S/SXB = FAFL.PH8</p> <p>S/RW = S/RW/FP = PH10.NTRAP</p> <p>S/DRQ = BRPH10 = FAFL.PH8</p> <p>S/PH10 = BRPH10 = FAFL.PH8</p> <p>(no set term hi)</p>	<p>(result - l.s.w.)</p> <p>(result m.s.w.)</p>
PH10	<p>B → S</p> <p>S → RW</p> <p>TESTS (CC3, CC4 control)</p> <p>(note: SW0 = 1 causes S > 0 indication for double length zero test; This is needed for (ADD/SUB).(FN=1) case only, where result is +, exp. = -64, and significance in l.s.w. only.)</p> <p>Stop sustaining TBL</p> <p>TRAP to X'44' if RW is off</p> <p>ENDE</p>	<p>(preset in PH8)</p> <p>TESTS = FAFL.ENDE</p> <p>S/TBL = FAFL.NIOACT.NPH10</p> <p>{ S/TRAP = (FAFL.ENDE.NRW)</p> <p>{ S/TR29 = (")</p> <p>ENDE = PH10.EXC</p>	<p>(result - m.s.w.)</p> <p>(NRW means TRAP in The box was hi last cl.)</p>

General sequence of events:

- 1) Put numerator (R) in A
- 2) Put denominator (EW) in D
- 3) Put (numerator exponent) - (denominator exponent) in E
- 4) Normalize (D) if necessary; TRAP and set CC2 if = 0
- 5) " (A) " " ; early exit if = 0
- 6) Put |normalized numerator| in A
- 7) Hexadecimally right shift A until $|A| < |D|$ (0-2 clocks)
- 8) Iterate, producing $\frac{1}{16} \leq |\text{quotient}| < 1$ in B
- 9) Put |quotient| in A
- 10) Assemble adjusted exponent (E) and mantissa (A) on S in proper polarity
- 11) Store S if not TRAP

318

ITERATIONS (PHB.SW1):



DIV

DIV

1 (R) → FP → S4607 → A4731, EW sign → MWN

2 (EW) → FP → S4607 → D4631, s/FPR if (MWN ⊕ A47)
A0007 → A0007 if A0, 1 → A8, 1 → D8 if MWN
s/A+D → S if MWN, s/A-D → S if MWN, (K7 will = 1)

3 (R+1) → FP, FP → A0031 if long (0's → A0031 if short)
S0007 → E (i.e. (Ae↑) - (De↑) → E)

4 (EW+1) → FP, FP → S0031 if long, S0031 → D0031
DSN ⇒ s/|A| → S
DSN ⇒ s/D → S, s/SW2 (for A → D)

5 SW2 (first clock) ⇒ A → D, D → SX16 → A, E+1 → E
s/A → S, s/RTZ if S4731 = 0
ASN (after first clock) ⇒ RTZ ⇒
A → SX16 → A, E+1 → E, s/A → S RTZ ⇒ s/SW1, FPRR
(ASN.SW2) ⇒ s/|D| → S, s/SW2 (for A → D)

6 (ASN + DSN) ⇒ SX16 → A, E-1 → E, s/A → S RTZ ⇒
A → D if SW2, s/RTZ if (S4731 = 0). SXADD RTZ ⇒ FPRR
(ASN.DSN) ⇒ S → A, s/A-|D| → S, A → D if SW2

7 A47 ⇒ R/A47, s/A51, E+1 → E, s/A-|D| → S
A47 ⇒ DPP ⇒ s/A → S, S5/23 → F, s/SW1 if K46

8 SW1 ⇒ SX'16 → AB, E+1 → E, s/A → S, R/SW1
SW1.F0 ⇒ s/A ± D, SX2 → A, BX2 → B, K46 → B31, F-1 → F
SW1.F0.F7 ⇒ SX2 → A, BX2 → B, K46 → B31, F-1 → F
SW1.F0.F7 ⇒ B → S → A,
FPRR ⇒ s/±A → S f(FPR), s/CPU-PH7

9 S0031 → FP if (RTZ + FEUF.FZ).FPRD, FP → CPU-B reg.
sustain PRX's
s/CPU-RW if FPRD, NTRAP, sustain SW1
s/CPU-CC2 if SW1, s/CPU-CCI, CC2 f(E), E → E if FPR

10 S47 → FPO, E1 → FPI, E0207 → FPO207, S4871 → FPO831
(FP's enabled if (RTZ + FEUF.FZ)), FP → CPU-B reg.
s/CPU-RW if NTRAP

B19

DIV

DIV


PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PRE3	(will not be reached if NFOPTION and PRE2 was entered) CLOCK TIMING: (TBL unless I/O service call, in which case FPCLN/2 rejects TSL clocks to box) S/TBL RR → A MB → C → D (from even location) ↳ (address forced even by S31INH in earlier phase (see "PREPARATION")) I → P31 } if long (request S/MRQ } l.s.w. of denom) S/NA → S S/PHI if FOPTION (TRAP if NFOPTION) FPCON → box S/PHI (in box)	S/TBL = PRE/12 + FAFL.NIOACT.NPHIO + FAFL.(S/PH6/IO) (S/AXRR = PRE/12) DXC = PREOPER.PRE3 PUC31 = (FAFL.N02.PRE3.NANLZ) S/MRQ/1 = (") S/SXNA = FAFL.PRE/34 S/PHI = PRE/34.NBR FPCON = FAFL.PRE3 S/PHI = FPCON.NPHI ↑ (prevents s/PHI)	(initial turn-on (redun.)) (hold until IOACT or PHIO) (return from I/O) (numer. - m.s.w) (denom. - m.s.w) (P31 = 0) (inhibited if NFOPTION) } start the box on next clock
PHI PHI	NA → S NS → FP FP0 → S47 (→ S46) FP0831 → S4871 FP0007 → S0007 0's → S0831 S → A 0's → B (for PH8) 0's → E (for PH3) 0's → F (for PH7) DO → FPCON FPCON → MWN S/LR31 } if long S/AXRR } S/ND → S S/PH2 S/PH2	(preset in PRE3) FP _n = I. S _n . FPXS ← = NPH8.NDIS SXFP/U = SX4607XFP = PHI.NFPDIS SXFP/4 = SX4607XFP = PHI.NFPDIS (no enable hi) AXS = PHI BX = PHI EX = PHI FX = PHI FPCON = FAFL.PHI.DO S/MWN = FPCON.PHI; R/MWN = PHI S/LR31/1 = (FAFL.N02.PHI) S/AXRR = (") S/SXND = FAFL.PHI S/PH2 = PHI.NBR S/PH2 = PHI	(R) → FP (numer. mantissa - m.s.w.) (numer. exponent) (quotient reg.) (exponent reg.) (iterations etc.) (store denom. sign) } (for numer. l.s.w.)
PH2 PH2	ND → S NS → FP FP0 → S47 → S46 FP0831 → S4871 FP0007 → S0007 0's → S0831 S → D I → FPR if operand signs ≠	(preset in PH1) FP _n = I. S _n . FPXS ← = NPH8.NDIS SXFP/U = (SX4607XFP = PHI.NFPDIS) SXFP/4 = (") (no enable hi) DXS = PH2 S/FPR = PH2.06.(MWN ⊕ A47); R/FPR = PHI	(EW) → FP (denom. mantissa - m.s.w.) (denom. exponent)

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH2 PH2 cont'd	<p><u>PRESET FOR EXPONENT ARITH:</u></p> <p>NA0007 → A0007 if A0 = 1 1 → AB 1 → DB S/A+D → S } if denom. is neg. S/A-D → S if denom. is pos.</p> <p>RRv1 → A S/DRQ (for EWv1) } if long S/NA → S</p> <p>S/PH3 S/PH3</p>	<p>S/A1 = (PH2.A0).NA1, (similarly A2-AB) AX/L = AXL = (PH2.A0) S/AB = PH2.NMUL S/DB = PH2.MWN S/SXAPD = S/SXAPD/1 = PH2.MWN.NMUL S/SXAMD = N(S/SXAPD).S/SXAMD/2 ← PH2</p> <p>(preset in PH1) S/DRQ/1 = FAFL.N02.PH2 S/SXNA = FAFL.PH2</p> <p>S/PH3 = PH2.NBR S/PH3 = PH2</p>	<p>(un-invert numer. exponent) (K7 control) → (for (Ae↑) + (De↓) + 1 → S) (for (Ae↑) + N(De↑) + 1 → S)</p> <p>K7 = QB = 1 (numer. - l.s.w.)</p>
PH3 PH3	<p>(Ae↑) - (De↑) → S ↗ ↘ S → E numer. denom</p> <p>NA → S NS → FP FP → A0031 if long 0's → A0031 if short</p> <p>MBv1 → C → D if long S/ND → S</p> <p>S/PH4 S/PH4</p>	<p>(preset in PH2) S/EN = Sn.PH3</p> <p>(preset in PH2) FPn = I. Sn. FPXS ← = NPH8.NDIS AXFP = PH3.N02 AX/L = AXL = PH3</p> <p>DXC = FAFL.N02.PH3 S/SXND = FAFL.PH3</p> <p>S/PH4 = PH3.NBR S/PH4 = PH3</p>	<p>(unbiased exponent difference → E)</p> <p>((Rv1) → FP if long, (R) → FP if short-insig.) (numer. - l.s.w.)</p> <p>(denom - l.s.w.)</p>
PH4 PH4	<p>ND → S NS → FP FP → S0031 if long 0's → S0031 if short S → D0031</p> <p>Clear Condition Codes S/B → S</p> <p>S/PH5 ↘ see separate chart: "FAFL PH5-6"</p> <p>(PH4, PH4 continued on next page)</p>	<p>(preset in PH3) FPn = I. Sn. FPXS ← = NPH8.NDIS SXFP/4 = SXFP/A = S0031XFP = PH4.N02.NFPDIS (no enable hi) DX/L = DXS/L = PH4</p> <p>R/CC = (FAFL.PH4) S/SXB = (FAFL.PH4)</p> <p>S/PH5 = PH4.NBR</p>	<p>((EWv1) → FP if long, (EW) → FP if short-insig.) N02.NFPDIS (denom. - l.s.w.)</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH4 PH4	<p>EXISTING CONDITIONS:</p> <p>A contains (R), (Rv1)/0's B " 0's D " (EW), (De) in D0007 E " (Ae1) - (De1) F " 0's</p> <p>DSN ⇒</p> <p>$S/ A \rightarrow S$ $S/PH6$</p> <p>NDSN ⇒</p> <p>$S/D \rightarrow S$ $S/SW2$ (for A → D in PHS) $S/PH5$</p>	<p>(mantissa of numerator)</p> <p>((EWv1)/0's is being clocked in D0001 (tentative quotient exponent)</p> <p>(denominator is "simple normalized")</p> <p>$S/SXA = NA47.SXAVA \leftarrow$ $S/SXMA = A47.SXAVA \leftarrow$ PH4.06.DSN. $S/PH6 = PH4.06.DSN.N(S/PH7)$</p> <p>$S/SXD = PH4.06.NDSN$ $S/SW2 = S/SW2/1 = PH4.06.NDSN$ $S/PH5 = PH4.06.NDSN$</p>	<p>This phase)</p> <p>N(S/PH7)</p>
PH5 or PH6 PH5	<p>(entered only if denominator requires prenormalization)</p> <p>$(SW2 + NASN) \Rightarrow N(S/PH6) \Rightarrow$</p> <p>A → D (first clock only) $\left\{ \begin{array}{l} D \rightarrow S \text{ (")} \\ A \rightarrow S \text{ (after first clock)} \\ SX16 \rightarrow A \end{array} \right.$ E + 1 → E</p> <p>$\left\{ \begin{array}{l} S/RTZ \text{ if } S=0 \text{ (on first clock)} \\ RTZ \Rightarrow \left\{ \begin{array}{l} \text{raise FPRR} \\ S/PH9, \text{ etc. - (see} \\ S/SW1 \end{array} \right. \\ NRTZ \Rightarrow \text{sustain PHS} \end{array} \right.$</p> <p>$(NSW2.ASN) \Rightarrow$ (denominator</p> <p>$S/ D \rightarrow S$ $S/A \rightarrow D$ $S/PH6$</p>	<p>$N(S/PH6) = N(PH5.06.ASN.NSW2)$ DXA = PH5.SW2 ← (repeater, set in PH4) (save numerator) (preset in PH4) $S/SXA = AXSL4/1 \leftarrow$ $AXSL4 = AXSL4/1 \leftarrow$ = PH5.06.N(S/PH6) EUC7 = PH5.DIV.N(S/PH6)</p> <p>$S/RTZ = PH5.SZU.SZL.NASPP.NSXADD$ (denom. = 0 means overflow -- will cause trap) FPRR = PH5.06.RTZ FPRR functions at end of PH8) $S/SW1 = PH5.DIV.RTZ$ $S/PH5 = PH5.06.N(S/PH6).NRTZ$</p> <p>is "simple normalized" - 2nd clock or later)</p> <p>$\left\{ \begin{array}{l} S/SXD = ND46.S/SXAVD \leftarrow \\ S/SXMD = D46.S/SXAVD \leftarrow \\ S/SW2 = S/SW2/1 \leftarrow \\ S/PH6 = \leftarrow \end{array} \right.$ = (PH5.06.ASN.NSW2)</p>	
PH5 or PH6 PH6	<p>(entered from PH4 or PH5)</p> <p>ON THE FIRST CLOCK:</p> <p>$A \rightarrow S$ if entry from PH4 $D \rightarrow S$ " " " PHS A → D</p> <p>$(NASN + NDSN) \Rightarrow N(S/PH7) \Rightarrow$</p> <p>$S/A \rightarrow S$ (for clocks after first) $SX16 \rightarrow A$ E - 1 → E</p>	<p>(preset logic) DXA = PH6.SW2</p> <p>$N(S/PH7) = N(PH6.06.ASN.DSN)$ (numerator requires normalization) $S/SXA = NFPRR.AXSL4/1 \leftarrow$ = PH6.06.N(S/PH7) $AXSL4 = AXSL4/1 \leftarrow$ EDC7 = N(PH5.DIV).AXSL4/1</p>	<p>} numerator → S "simple normalized" denom. → D</p>

PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
(PH8 .NSW1) PH6 cont'd	<p>REGISTER CONTROL, etc.:</p> <p>S/A + D → S if (K46 ⊕ SXADD ⊕ MWN) S/A - D → S if N(") S4831 → A4730 B48 → A31 B4931 → B4830 K46 → B31 if long K46 → B71 if short</p> <p>ON THE 1st CLOCK: (DIT.NSXADD) A → S K46 = 0, SXADD = 0 hence the operation amounts to: s/SW0 if long</p> <p>ON THE NEXT TO FINAL CLOCK: (dont s/A ± D → S)</p> <p>FPRR ⇒ (Floating Point Result Ready) raise FPRR { (1/6 ≤ quo < 1) (denom = 0) (denom ≠ 0). (numer = 0)</p> <p>stop CLOCK → box if I/O service call has CPU: FPCLN/1 = NFPRR + NIDEN.NIDIN s/PH7 s/MRQ (for next instruction)</p> <p>B → S (0 → S47) S → A</p> <p>S/A → S if +/+ or -/- S/-A → S if +/- or -/+ S/PH9</p>	<p>{ on first clock reduces to MWN since K46 = SXADD = 0 } { after " " " " (MWN = K46) since SXADD = 1 }</p> <p>S/SXAPD reduces to DIT. (K46 ⊕ SXADD ⊕ MWN) (spec. mech.) S/SXAMD = N(S/SXAPD). S/SXAMD/2 ← = DIT AXSL1 = DIT/1 S/A31 = AXSL1-7. B48 BXBL1 = DIT/1 S/B31 = BXBL1-L. K46. SW0 S/B71 = BXBL1-U. K46. NSW0</p> <p>(F = 55 if long, 23 if short --- i.e. initial setting) (preset by previous clock) (arithmetic unit not adding - i.e. A → S was preset) [AB × 2 → AB, and s/A - D → S] - i.e. "go for quo. 2" s/SW0 = BXBL1-L. N02 (for K46 → B71/B31)</p> <p>(F = -1) (see REGISTER CONTROL - DIT is low because FO = 1)</p> <p>(F = -2) FPRR = PH8.DIV. FO.NF7 + PH5.06.RTZ + PH6.RTZ.NPH5</p> <p>FAFL.PH6.NFPRR FAFL.PH6.NBRPH6.NIDEN</p> <p>SXB = FPRR.DIV.NSDIS AXS = FPRR.DIV</p> <p>S/SXA = FPRR.NFPR S/SXMA = FPRR.FPR S/PH9 = FPRR</p>	<p>(for PH8.SW1 case) quotient bit = 1</p>
PH7 PH9	<p>CONTROL SIGNALS USED IN PH9-10:</p> <p>FPRD TRAP</p> <p>FE0F FEUF</p> <p>A or -A → S S0031 → FP if nat, 0's → FP if (short) FP → B</p> <p>S/B → S S/LR31 S/RW if long and not trap</p> <p>s/cc1 if exponent underflow s/cc2 if exponent underflow or overflow or if divide by zero</p>	<p>FPRD = N02 TRAP = SW1 + FE0F + FEUF.N(FEUF.NFZ) = FEUF.FZ FE0F = NEO.EI.NRTZ FEUF = E0.NE1.NRTZ.N(B65.N06.FS.NFZ); (exp underflow)</p> <p>(preset in PH5, 6, or 8 by FPRR) FPXSL = PH9.NFPDIS.FPRD.NRTZ.N(FEUF.NFZ) BXFP = (FAFL.PH7) S/BXS = (") S/LR31 = (") S/RW = S/RW/FP = PH9.FPRD.NTRAP</p> <p>S/CC1 = S/CC1/FP = PH9.FEUF S/CC2 = S/CC2/FP = PH9.FEUF + PH9.FEUF + PH9.SW1</p>	<p>(result double length) (divide by zero) (exp. overflow) (exp. underflow). (FZ=1) (exp. overflow)</p> <p>(result - l.s.w.)</p>


PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH7 PH9 cont'd.	<p>S/A → S if NFPR S/-A → S if FPR</p> <p>NE → E if FPR. (EO = E1) ↳ qualifier</p> <p>S/PHB S/PHIO</p>	<p>S/SXA = PH9.NFPR S/SXMA = PH9.FPR</p> <p>EXNE = PH9.FPR.NTRAP.N(FEUF.NFZ) prevents interchanging FEUF and FE0F</p> <p>S/PHB = PH7.NBR S/PHIO = PH9</p>	<p>(sustaining from PHB)</p> <p>(invert exp. when result neg.)</p>
PHB PHIO	<p>B → S S → RW, 1 if long and not trap S ≠ 0 ⇒ 1 → SWO (for TESTS)</p> <p>A or -A → S S47 → FP0 (exp.) { NE1 → FP1 (+64 bias) E0207 → FP0207 S4871 → FP0831 FP → B</p> <p>S/B → S S/RW if not trap case</p> <p>S/DRQ S/PHIO R/PHIO (no more box action)</p>	<p>(preset in PH7)</p> <p>S/SWO = NS0031Z. (S/SWO/NZ) ← = FAFL.N02.PHB</p> <p>(preset in PH9) ← { note: K71 is forced high in short "-A" case to assure proper truncation; K71 = G0003 = PHIO.NFPRD.K31</p> <p>FPXSU = PHIO.NFPDIS.NRTZ.N(FEUF.NFZ) (FPXS = NPHB.NDIS -- blocks S (=B) → FP)</p> <p>BXFP = FAFL.PHB</p> <p>S/SXB = FAFL.PHB S/RW = S/RW/FP = PHIO.NTRAP</p> <p>S/DRQ = BRPHIO = FAFL.PHB S/PHIO = BRPHIO = FAFL.PHB (no set term hi)</p>	<p>(result - l.s.w.)</p> <p>(result m.s.w.)</p>
PHIO	<p>B → S S → RW</p> <p>TESTS (CC3, CC4 control) (note: SWO = 1 causes S > 0 (ADD/SUB).(FN=1) case only, where</p> <p>stop sustaining TBL</p> <p>TRAP to X'44' if RW is off</p> <p>ENDE</p>	<p>(preset in PHB)</p> <p>TESTS = FAFL.ENDE indication for double length zero test; This is needed for where result is +, exp. = -64, and significance in l.s.w. only.)</p> <p>S/TBL = FAFL.NIOACT.NPHIO</p> <p>{ S/TRAP = (FAFL.ENDE.NRW) S/TR29 = (")</p> <p>ENDE = PHIO.EXC</p>	<p>(result - m.s.w.)</p> <p>(NRW means TRAP in The box was hi last cl.)</p>




CPU ↔ BOX "BIG PICTURE"

NOTE: Since PH5 and PH6 in the CPU can occur during a variety of box phases, The activity is shown on this separate chart. The last phase where the CPU feeds the box is PH4; The box starts feeding the CPU in PH7 (box PH9).

During PH6 an I/O service call can grab the CPU, but the box will continue to compute its results, subject to CPU control of CLOCK to the box. Example:



PHASE	FUNCTION PERFORMED	SIGNALS INVOLVED	COMMENTS
PH5	<p>(can concur with box PH5, 6, or 7, but never with FPRR)</p> <p>$B \rightarrow S$ $S \rightarrow P$ S/BRP (The above releases the B register for use later as receiver of results from the box)</p> <p>$S/PH6$</p>	<p>(preset in PH4 by FAFL.PH4)</p> <p>$PXS = FAFL.PH5$ $S/BRP = FAFL.PH5$</p> <p>$S/PH6 = PH5.NBR$</p>	<p>(lasts one clock)</p> <p>(program addr. $\rightarrow P$) (set prog. addr. pointer)</p>
PH6	<p>(Can concur with box PH5, 6, 7, or 8)</p> <p>"WAIT PHASE": terminated by or interrupted by</p> <p>$NIOACT.NFPRR \Rightarrow$ sustain PH6 enable I/O entry</p> <p>$IOACT \Rightarrow$ $S/T&L$ control</p> <p>block CLOCK \rightarrow box if T&L or FPRR</p> <p>$S/PH6$ on final clock</p> <p>$NIOACT.FPRR \Rightarrow$ S/MRQ (for next instruction) $S/PH7$</p>	<p>FPRR (from box) $IOACT = IOEN + IOIN$</p> <p>$S/PH6 = NIOEN.NCLEAR.BRPH6 \leftarrow = FAFL.PH6.NFPRR$ $IOEN6 = FAFL.PH6.NFPRR.NDIOEXIT.NFSHFX.IOEN6/1$</p> <p>$S/T&L = FAFL.NIOACT.NPHIO + FAFL.(S/PH6/IO) +$ terms not associated with FAFL</p> <p>$FPCLÉN/2 = NTSEN$ $FPCLÉN/1 = NFPRR + NIOEN.NIOIN$ $BRPH6 = IOPH1.SW13.(S/PH6/IO)$</p> <p>$S/MRQ/1 = FAFL.PH6.NBRPH6.NIOEN$ $S/PH7 = PH6.NBR \leftarrow = NBRPH6$</p>	<p>(FP Result Ready) (I/O service call)</p> <p>(low during IOACT) (final clock of IOACT)</p> <p>(low if T&L)</p> <p>(low if FPRR.IOACT)</p>



down/up
↓ ↓
MISC/S


MISC	SL (norm)	SU (norm)	AL	AU	BL	BU	DL	DU
S5	0	-	-	-	-	-	-	-
S4	x	-	-	-	-	-	-	-
S3	x	-	-	-	-	-	-	-
S2	x	-	-	-	-	-	-	-
S1	x	-	-	-	-	-	-	-

0's will be displayed when input to S is FP


CPU :

REGISTER SELECT rotary switch must be on EXT to display the box

REGISTER DISPLAY Toggle switch must be ON to obtain displays selected by the switches in module 06A in the box. (OFF position will display normal FP bus info.)



FPDIS = DIS from CPU. High if DISPLAY SWITCH is on when SINGLE CLOCKING



(note: FP \rightarrow S qualified by NFPDIS to prevent latch resulting from $\rightarrow \text{FP} \times \rightarrow \text{S}$)

SDIS = FPDIS.(KSXA + KSXB + KSXB) (S4 or S3 or S2 up)

Causes removal of normal logic from S and substitutes:

A \rightarrow S if S4 up, B \rightarrow S if S3 up, D \rightarrow S if S2 up
(a merge takes place if more than one switch is up)

defines BOX \rightarrow CPU cases

NFPX = N(FPDIS + PH9 + PH10) (raises "Box" end of FP bus to enable CPU to control it in early phases)

FPXMISC = FPDIS.KFPXMISC

FPXSL = FPDIS.KFPXSL + NFPDIS.PH9.NRTZ.N(FEUF,NFZ),FPRD

FPXSU = FPDIS.KFPXSU + NFPDIS.PH10.NRTZ.N(FEUF,NFZ)

SXFP $\begin{cases} \text{S47} \rightarrow \text{S46}, \text{FP0} \rightarrow \text{S47}, \text{FP0831} \rightarrow \text{S4871}: \text{SXFP/U} = \text{NFPDIS} \cdot (\text{PH1} + \text{PH2}) \\ \text{FP0007} \rightarrow \text{S0007}: \text{SXFP/4} = \text{NFPDIS} \cdot (\text{PH1} + \text{PH2} + \text{PH4} \cdot \text{N02}) \\ \text{FP0831} \rightarrow \text{S0831}: \text{SXFP/A} = \text{NFPDIS} \cdot \text{PH4} \cdot \text{N02} \end{cases}$


SXB = SDIS.KSXB + NSDIS.FPRR.DIV

PRXAD/ = SDIS.(KSXA + KSXD) + NSDIS.PRXAD

PRXAND/ = SDIS.KSXA + NSDIS.PRXAND


PRXNAD/ = SDIS.KSX D + NSDIS.PRXNAD

PRXNAND/, Gx/'s, and K31 are all qualified by NSDIS




FP bus (bit 12 shown as sample)

BUS SYSTEM



- 1) grounded gates and unused pins not shown.
- 2) pin 14: PHZ on bit 8 (and 9 - insig.), gnd. on others.
- 3) pin 10: MWN on bit 8 (open or C_{n-1} on others - insig.)



↑
(repeaters, played upside-down)

(see equations for mechanization details)

